## $m\{x\}^{m w}$ <br> Service Manual

Software Version 14 \& 15
Part Number: MANMFXSERP
Document Number: \#129

© 1996-1999 Fairlight ESP Pty. Limited.

## Contents

1. Introduction ..... 13
1.1 Important Notice ..... 13
1.2 Document Registration ..... 13
1.3 Important Information. ..... 14
1.3.1 EMC Standards ..... 14
1.3.2 Fuse Ratings ..... 14
1.3.3 Mains Cables ..... 14
1.3.4 Cleaning ..... 14
2.0 Pre-Installation \& Cabling Considerations ..... 15
2.1 Pre-Installation Checklist ..... 15
2.2 Cabling Considerations ..... 16
3.0 Space and Cooling ..... 19
4.0 The MFX3plus Mainframe and Mini ..... 21
4.1 The Mainframe ..... 21
4.2 The Mini ..... 23
5.0 Power Supply ..... 27
5.1 The NFS350-7625 ..... 27
5.2 Power Supply Adjustment Procedure ..... 27
6.0 Installation ..... 29
6.1 Installation Power Diagram ..... 29
6.2 Mainframe ..... 30
6.3 MFX3plus Console and Video Monitor ..... 31
6.4 External and Internal SCSI Drives ..... 32
6.5 External Cable Length Considerations ..... 32
7.0 New Installation Testing ..... 33
7.1 System Initialisation Test Procedure ..... 33
7.2 Audio Input Test Procedure ..... 35
7.3 Digital Input Test Procedure ..... 35
7.4 Syncronization Test Procedures ..... 35
7.4.1 9-pin Control ..... 35
7.4.2 LTC In ..... 36
7.4.3 LTC Out ..... 36
7.4.4 Locked to Video ..... 36
8.0 Obtaining Technical Support ..... 37
8.1 Internet ..... 37
8.2 On-Line Technical Support ..... 38
8.3 Technical Support Leaflets ..... 38
8.4 ECN Updates ..... 38
8.5 FTP Site ..... 39
8.5.1 Introduction ..... 39
8.5.2 Equipment and Software ..... 39
8.5.3 File transfer using Windows FTP ..... 41
8.5.4 File transfer using an FTP Client ..... 47
8.5.5 File Transfer using a Web Browser ..... 48
8.5.6 Administering your account ..... 50
8.5.7 Transferring files to an MFX3plus ..... 50
9.0 MFX3plus Block Diagram ..... 55
10.0 ESPWX Waveform Executive Card ..... 57
10.1 ESPWX Block Diagram ..... 58
10.2 ESPWX Circuit Description ..... 59
10.2.1 Document Revision ..... 59
10.2.2 Terminology ..... 59
10.2.3 Introduction ..... 59
10.2.4 Installation ..... 59
10.2.5 General overview ..... 60
10.2.6 Detailed Description ..... 61
10.3 ESPWX Field Diagnostics ..... 68
10.3.1 Cache Push test ..... 69
10.3.2 Dongle test ..... 69
10.3.3 SRAM test ..... 69
10.3.4 DRAM test ..... 69
10.3.5 Realtime clock (RTC) test ..... 69
10.3.6 XILINX load ..... 69
10.3.7 OSCLK test ..... 69
10.3.8 WFM bus access test ..... 70
10.4 ESPWX Schematics ..... 77
10.4.1 ESPWX Interconnecting Diagram ..... 77
10.4.2 CPU Control ..... 78
10.4.3 MC68040 CPU ..... 79
10.4.4 RTC, RAM and FROM ..... 80
10.4.5 DRAM Controller and SIMM ..... 81
10.4.6 Debug Interface ..... 82
10.4.7 Serial Ports ..... 83
10.4.8 WFM Bus Interface ..... 84
10.4.9 Expansion Board Connector ..... 85
10.4.10 Edge Connectors to ESPPCI ..... 86
10.4.11 Digital Edge Connector ..... 87
11.0 ESPCG4 Color Graphics Card ..... 89
11.1 ESPCG4 Block Diagram ..... 90
11.2 ESPCG4 Circuit Description ..... 91
11.2.1 Document Revision ..... 91
11.2.2 Terminology ..... 91
11.2.3 Introduction ..... 91
11.2.4 Installation ..... 91
11.2.5 General overview ..... 91
11.2.7 Detailed Description ..... 93
11.2.8 Programming the Lattice Devices ..... 96
11.2.9 Testing and Diagnostics ..... 97
11.2.10 Additional References ..... 97
11.3 ESPCG4 Field Diagnostics ..... 97
11.3.1 Equipment ..... 97
11.3.2 ESP-WX Setup Procedure ..... 97
11.3.3 ESPCG4 Test Procedures ..... 98
11.3.4 Loopback Plug ..... 103
11.4 ESPCG4 Schematics ..... 104
11.4.1 ESPCG4 Interconnecting Diagram ..... 104
11.4.2 Auto Bus Sizing ..... 105
11.4.3 Address Xilinx ..... 106
11.4.4 Data Multiplexer ..... 107
11.4.5 Video RAM ..... 108
11.4.6 Video Generation ..... 109
11.4.7 Mixer Interface ..... 110
11.4.8 Connector, Clock Buffer ..... 111
12.0 ESPPCI PCI Bus Interface Card ..... 113
12.1 ESPPCI Block Diagram ..... 114
12.2 ESPPCI Circuit Description ..... 115
12.2.1 Document Revision ..... 115
12.2.2 Terminology ..... 115
12.2.3 Introduction ..... 115
12.2.4 Hardware Description ..... 115
12.2.5 Installation of ESP-PCI ..... 118
12.3 ESPPCI Field Diagnostics ..... 118
12.3.1 Setup for diagnostics ..... 118
12.3.2 Starting the Diagnostics ..... 119
12.3.3 PciDiag Command Details ..... 119
12.3.4 Notes on ESP-PCI Basic Operation ..... 120
12.3.5 Test Descriptions ..... 121
12.3.6 References ..... 124
12.4 ESPPCI DSP Field Diagnostics ..... 125
12.4.1 Introduction ..... 125
12.4.2 System requirements ..... 125
12.4.3 Running the diagnostics ..... 125
12.4.4 Command Details ..... 126
12.5 ESPPCI Schematics ..... 127
12.5.1 ESPPCI Interconnecting Diagram ..... 127
12.5.2 Edge Connection to ESPWX ..... 128
12.5.3 CPU to PCI Interface ..... 129
12.5.4 PCI Control/Central Resources ..... 130
12.5.5 PCI Slots ..... 131
12.5.6 PCI DRAM Interface ..... 132
12.5.7 PCI DRAM ..... 133
12.5.8 WFM Interface ..... 134
12.6 PCI SCSI Card ..... 136
12.7 PCI 100BaseT Card Considerations ..... 137
13.0 ESPTSR Turbo SCSI Card ..... 139
13.1 ESPTSR Block Diagram ..... 140
13.2 ESPTSR Circuit Description ..... 141
13.2.1 Terminology ..... 141
13.2.2 Overview ..... 141
13.2.3 Detailed Description ..... 141
13.3 ESPTSR Schematics ..... 146
13.3.1 ESPTSR Interconnecting Diagram ..... 146
13.3.2 ESPTSR Edge Connector ..... 147
13.3.3 ESPTSR Support ..... 148
13.3.4 ESPTSR WFM Bus Interface ..... 149
13.3.5 ESPTSR DRAM ..... 150
13.3.6 ESPTSR SCSI Interface ..... 151
14.0 ESPDCC Digital Channel Card ..... 153
14.1 ESPDCC Block Diagram ..... 154
14.2 ESPDCC Circuit Description ..... 155
14.2.1 Document Revision ..... 155
14.2.2 Terminology ..... 155
14.2.3 Overview ..... 155
14.2.4 DCC I/O Subsystem ..... 157
14.2.5 Xilinx Gate Array ..... 159
14.2.6 Xilinx Configuration Program X1 ..... 160
14.2.7 Additional References ..... 164
14.3 ESPDCC ID Switch Settings ..... 164
14.3.1 DCC Addressing Table ..... 165
14.3.2 DCC Termination ..... 165
14.4 ESPDCC Field Diagnostics ..... 165
14.4.1 Diagnostic test procedure ..... 166
14.4.2 ESPDCC Diagnostic Program ..... 166
14.4.3 DCC PLL Adjustment ..... 167
14.4.4 DCC Led Indicators ..... 168
14.4.5 DCC Debug Masks ..... 168
14.5 ESPDCC Schematics ..... 169
14.5.1 ESPDCC Interconnecting Diagram ..... 169
14.5.2 DSP and SRAM ..... 170
14.5.3 Waveform Bus Interface, PLL Clock ..... 171
14.5.4 Control Logic ..... 172
14.5.5 WS Interface SRAM ..... 173
14.5.6 Waveform RAM Interface ..... 174
14.5.7 Waveform RAM 8MB ..... 175
14.5.8 Serial I/O and TSB Interface ..... 176
14.5.9 Timesliced Bus and Serial Interfaces ..... 177
14.5.10 PCB Extras ..... 178
15.0 ESPDIO Digital I/O Card ..... 179
15.1 ESPDIO Block Diagram ..... 180
15.2 ESPDIO Circuit Description ..... 181
15.2.1 CPU Operation ..... 181
15.2.2 Booting Procedure ..... 181
15.2.3 Communications to SC. ..... 181
15.2.4 DIO commands ..... 182
15.3 ESPDIO Diagnostics ..... 187
15.4 ESPDIO Schematics. ..... 189
15.5 ESPDO Schematics ..... 198
16.0 ESPAIO Analog I/O Card ..... 207
16.1 ESPAIO Block Diagram ..... 208
16.2 ESPAIO Circuit Description ..... 209
16.2.1. Introduction ..... 209
16.2.2. Power Supply ..... 209
16.2.3. Anlog Input stage ..... 209
16.2.4. A/D Conversion ..... 209
16.2.5. D/A Conversion ..... 210
16.2.6. Analog Output Stage ..... 210
16.3 ESPAIO Schematics ..... 211
16.4 ESPAO Schematics ..... 220
17.0 ESPSYN Sync Card ..... 229
17.1 ESPSYN Block Diagram ..... 230
17.2 ESPSYN Diagnostics ..... 231
17.2.1 66MHz PLL ..... 231
17.2.2 256x Wordclock crystals ..... 232
17.2.3 LED Indicators ..... 232
17.2.4 Shared memory ..... 232
17.2.5 Sync card Test ..... 233
17.2.6 System tests ..... 234
17.3 ESPSYN Sync Card Schematics ..... 235
18.0 ESPMIDI MIDI I/O Card ..... 251
18.1 ESPMIDI Block Diagram ..... 252
18.2 ESPMIDI Diagnostics ..... 253
18.2.1 Running Diagnostics ..... 253
18.2.2 MIDI ports ..... 253
18.2.3 Video Sync input ..... 254
18.2.4 DIP switches ..... 255
18.3 ESPMIDI Schematics ..... 257
19.0 ESPPLL Phase Lock Loop Card ..... 267
19.1 ESPPLL Block Diagram ..... 268
19.2 ESPPLL Diagnostics ..... 269
19.2.1 Equipment required ..... 269
19.2.2 Setup ..... 269
19.2.3 VITC reader alignment ..... 269
19.2.4 PLL low frequency check ..... 269
19.2.5 FRAME PLL low frequency check ..... 270
19.2.6 32kHz PLL low frequency check ..... 270
19.2.7 44kHz PLL low frequency check ..... 270
19.2.8 48kHz PLL low frequency check ..... 270
19.2.9 Crystal frequency adjustment ..... 271
19.2.10 Final Shorting Plug Locations ..... 271
19.2.11 Running IO Diagnostics ..... 271
19.2.12 General Purpose Outputs (GPO) ..... 272
19.2.13 Printer Port 1 (RS232) ..... 272
19.2.14 WCLK OUT and WCLK IN ..... 273
19.2.15 VITC sync input ..... 273
19.3 ESPPLL Scematics ..... 274
20.0 ESPLTC LTC Card ..... 283
20.1 Block Diagram ..... 284
20.2 Diagnostics ..... 285
20.2.1 Running Diagnostics ..... 285
20.2.2 LTC readers ..... 285
20.2.3 LTC Generator and Readers ..... 285
20.2.4 AES sync in and out ..... 288
20.2.5 AES Sync Generation ..... 289
20.2.6 AES Sync Reception ..... 289
20.2.7 AES Sync Frequency ..... 290
20.2.8 Diagnostic Description ..... 290
20.3 ESPLTC Schematic ..... 291
21.0 ESP9PIN 9Pin CARd ..... 293
21.1 Block Diagram ..... 294
21.2 Diagnostics ..... 295
21.2.1 Running Diagnostics ..... 295
21.2.2 9PIN MASTER PORTS ..... 296
21.2.3 FSYNC 1.. 3 Frame sync ..... 297
21.2.4 Multi MFX Ports (serial interface) ..... 298
21.2.5 Multi MFX control signals ..... 299
21.3 ESP9PIN Schematic ..... 300
22.0 ESPDMB Digital Mother Board ..... 301
22.1ESPDMB Description ..... 302
22.1.1 Introduction ..... 302
22.1.2 Power supply ..... 302
22.2 ESPDMB8 Schematics ..... 303
22.3 ESPDMB24 Schematics ..... 309
23.0 ESPAMB Analogue Mother Board ..... 319
23.1 AMB8 Schematics ..... 320
23.2 AMB24 Schematics ..... 321
24.0 ESPRIO Rear I/O Card ..... 323
24.1 ESPRIO Block Diagram ..... 324
24.2 ESPRIO Description ..... 325
24.2.1 Installation ..... 325
24.2.2 Operation ..... 325
24.2.3 Graphics Driver Section ..... 325
24.2.4 Testing and Diagnostics ..... 325
24.2.5 HSSL External Loopback plug ..... 326
24.3 ESPRIO Schematics ..... 327
25.0 MFX Console ..... 329
25.1 MFX010 Conroller Card Description ..... 330
25.1.1 68000 Master Processor ..... 330
25.1.2 ROM's ..... 330
25.1.3 RAM ..... 330
25.1.4 Non-volatile RAM ..... 331
25.1.5 Address Decoding ..... 331
25.1.6 LED Circuitry ..... 332
25.1.7 Clocks ..... 332
25.1.8 Watchdog ..... 332
25.1.9 Displays ..... 333
25.1.10 DUARTs ..... 333
25.1.11 AC1A1 ..... 334
25.1.12 ACIA2 ..... 334
25.1.13 ACIA3 ..... 334
25.1.14 ACIA4 ..... 334
25.1.15 Speaker ..... 335
25.1.16 Key scanning ..... 335
25.1.17 Jogger wheel ..... 336
25.1.18 MFK Qwerty board. ..... 336
25.1.19 Qwerty, Panel trigger switches and function keys. ..... 336
25.1.20 Qwerty ..... 336
25.1.21Panel ..... 336
25.2 Mfx Console Diagnostics ..... 337
25.3MFX Cable Pinouts and specifications ..... 338
25.4 MFX010 Controller Card Schematics ..... 340
25.5 MFK Schematics ..... 348
26.0 MFX3 Specifications and Pinouts ..... 359
26.1 Specifications ..... 359
26.1.1 Analog Inputs and Outputs ..... 359
26.1.2 AES/EBU Inputs ..... 359
26.1.3 SPDIF Inputs ..... 359
26.1.4 AES/EBU Outputs ..... 360
26.1.5 SPDIF Outputs ..... 360
26.1.6 Digital Output Channel Status ..... 360
26.1.7 ESP-DIO serial interface ..... 360
26.1.8 LTC Inputs ..... 361
26.1.9 LTC Output ..... 361
26.1.10 AES Sync input ..... 361
26.1.11 AES Sync output ..... 361
26.1.12 MIDI inputs and outputs ..... 361
26.1.13 Video Sync/ VITC input ..... 362
26.1.14 Sony Slave ..... 362
26.1.15 Sony Master ..... 362
26.1.16 GPO ..... 362
26.1.17 RS232 ..... 362
26.1.18 Word clock in ..... 362
26.1.19 Word clock output ..... 362
26.2 Pinout Information ..... 363
26.2.1 Analogue Inputs ..... 363
26.2.2 AnalogueOutputs ..... 364
26.2.3 AES / EBU INPUT ..... 365
26.2.3 AES / EBU OUTPUT ..... 365
26.2.4 SPDIF INPUT ..... 365
26.2.5 SPDIF OUTPUT ..... 366
26.2.6 GROUND \& NO CONNECTIONS ..... 366
26.2.7 LTCA and LTCB Inputs ..... 366
26.2.8 LTC output ..... 367
26.2.9 AES SYNC Input ..... 367
26.2.10 AES SYNC OUT ..... 367
26.2.11 MIDI ..... 367
26.2.12 Video Sync Input ..... 368
26.2.13 Mfx In and Mfx Out ..... 368
26.2.14 9-Pin ..... 369
26.2.15 WCLK IN ..... 369
26.2.16 WCLK OUT ..... 369
26.2.17 VITC IN ..... 369
26.2.18 General Purpose Outputs ..... 370
26.2.19 Serial Port (RS232) ..... 370
26.2.20 SCSI Interface ..... 370
26.2.21 Mfx Console Connection ..... 371
26.2.22 Video Monitor ..... 371
26.2.23 Printer ..... 372
26.2.24 MFX Console Pinouts ..... 373
27.0 Software ..... 375
27.1 Application Components ..... 375
27.2 Upgrading 14.2 Software Revisions ..... 381
27.2.1 From Exabyte Tape: ..... 381
27.2.2 From Hard Disk Drive: ..... 382
27.3 Upgrading 15.1 Software Revisions ..... 383
28.0 Disk Drives ..... 385
28.1 FILE FORMATS ..... 385
28.1.1 RBF ..... 385
28.1.2 FLFS ..... 386
28.1.3 MDR-DOS ..... 386
28.1.4 HFS ..... 387
28.1.5 FAT-16 ..... 388
29.0 MediaLink ..... 391
29.1 Media Link Software - Description ..... 391
29.2 Media Link Software - Fairlight NT Applications ..... 392

### 30.0 Appendices <br> 393

30.1 MFX3 Level Modification ................................................. 393
30.1.1 Standard settings ...................................................... 393
30.1.2 Settings for other standards ....................................... 394
30.2 Error Codes ........................................................................ 395
30.3 Blue Key Reference ........................................................... 411
30.4 OS/9 Commands ................................................................ 412
30.5 ECNs ................................................................................. 424

## 1. Introduction

### 1.1 Important Notice

The information contained in this document is provided for informational use only, as a technical reference for the Fairlight MFX3 plus product. This information is subject to change without notice, and should not be construed as a commitment by Fairlight ESP Pty. Limited. Fairlight ESP Pty. Limited assumes no responsibility or liability for any errors or inaccuracies that may appear in this document.

No part of this document may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means electronic, mechanical, recording or otherwise, without the prior written permission of Fairlight ESP Pty. Limited.

## LIMITED SOFTWARE WARRANTY POLICY

All the software provided with, or purchased especially for, Fairlight products has been tested for functionality. Fairlight ESP Pty Limited will make its best efforts to correct reported software defects for future releases subject to technical practicalities. Fairlight ESP Pty. Limited will also replace any defective media on which software has been delivered provided that the item to be replaced is returned to the dealer who supported the product within 90 days of purchase.

Fairlight ESP Pty Ltd makes no warranty or representation either expressed or implied with respect to the system's performance or fitness for a particular purpose.

In no event will Fairlight ESP Pty Ltd be liable for direct or indirect damages arising from any defect in the software or its documentation. Further, Fairlight ESP Pty Ltd will not accept any liability for any programs, sounds, audio recording or sequences stored in or used with Fairlight products, including the cost of recovery of such data.

The warranties, remedies and disclaimers above are exclusive and take precedence over all others, oral or written, express or implied, to the extent permitted by law in the geographical area of the product's use. No employee of Fairlight ESP, agent, distributor or employee of an agent or distributor is authorised to offer any variation from this policy.

All rights reserved. Fairlight, the Fairlight logo, MFX, MFX2, MFX3 and MFX3 ${ }^{\text {plus }}$ and their respective logos are trademarks of Fairlight ESP Pty. Limited.

### 1.2 Document Registration

$$
\begin{aligned}
\text { Serial Number: } & \\
\text { Registered Owner: } & \square \\
\text { Contact } \mathrm{Ph}: & \\
\text { Distributor: } & \\
\text { Contact } \mathrm{Ph}: &
\end{aligned}
$$

### 1.3 Important Information

### 1.3.1 EMC Standards

The Fairlight MFX $3^{\text {plus }}$ Rack and MFX3 ${ }^{\text {plus }}$ Console conform to EMC Directive 89/336/EEC standard, Class A EN55022 EN50082.1.1995, and may affect domestic electronic equipment.

Installers should be aware of the requirements under the EMC Directive that complete installations must conform to the specification and not just the individual pieces of equipment.

For further information on correct EMC procedures please refer to the following titles:
Noise Reduction Techniques In Electronic Systems by Henry W .Ott
EMC by Tim Williams.

### 1.3.2 Fuse Ratings

To reduce the risk of fire, replace only with the same manufacture, type and rating of fuse as originally fitted. Only U.L. listed or recognised fuses are to be used.

Rack Fuse Rating: 125v @ 6.3 Amps
240v @ 3.15 Amps
Fuses are $5 \times 20$ Fast Blow

### 1.3.3 Mains Cables

All external cables are to be of U.L. listed or recognised type only.

### 1.3.4 Cleaning

Never use alcohol based cleaners or solvents when cleaning the MFX3 ${ }^{\text {plus }}$ Console or MFX3 ${ }^{\text {plus }}$ rack. A mild soap based solution is recommended. Always ensure that no water or cleaning agent is permitted to drip inside the Console or Rack enclosure. Similarly, do not spray cleaning agents directly onto the MFX Console or Rack.

It may be necessary after a priod of time to clean the air-flow path outside and inside the Rack enclosue. Failure to remove dust build up, especially arund the fans and EMC grills, may result in overheating.

### 2.0 Pre-Installation \& Cabling Considerations

The following information is presented to ensure a smooth and timely installation and commissioning of the Fairlight MFX3 ${ }^{\text {plus }}$ system.

### 2.1 Pre-Installation Checklist

- Is all relevant building work completed ie. timber, concrete, plaster, brickwork? Building work is a source of dust and moisture, both which can seriously affect system operation and reliability.
- Is the flooring complete, ie. carpeting, tiling, ducting? All work generating vibration, moisture or dust, must be completed before the installation can be considered. The warranty may be invalidated, and the system mean time before failure may be reduced, if this is not strictly adhered to.
- Have all mains cables and breakers been installed, in both the machine room and studio? It is recommended that the same power source be used for both the mainframe and the console. This can be achieved by installing a power run from the machine room mains to the studio (or wherever the console will be located), as the power source for the console.
- Have you received the pre-install connector kit? The installation manual contains all pinout information required to allow cable assembly.
- Is the studio and machine room wiring installation complete?
- Are all cables terminated and is all cable ducting accessible?
- Has the studio earthing been installed, are all earthing cables identifiable?
- Are all signal cables earthed at one end only? To avoid earth loops it is recommended that all signal cable shields be connected to ground at one end only.
- Has the air conditioning system been running for one to two days prior to installation? Air conditioning must be operating prior to installation in order to purge dust from the rooms and air conditioning ducts.
- Has the loading placed on the air conditioning by the system installation been considered? A clean, dust free and low humidity environment with an ambient temperature of $19^{\circ} \mathrm{C}$ or lower is recommended.
- Will all external system interfacing have been completed? All Multitrack sends and returns, audio and video tie lines, sync sources and video distribution cabling should be completed.
- Are all audio and video tape machines installed and tested?
- Are all video monitors installed and tested?

Notes:

1. Please do not attempt to power up any part of the MFX $3^{p l u s}$ system without prior approval. Powering up and testing are an integral part of the commissioning exercise, and are critical in ensuring a smooth problem free installation.
2. Always observe Anti Static precautions when handling electronic assemblies.

### 2.2 Cabling Considerations

Poor cabling can be the bane of a good system. Earth loops, floating inputs and outputs and extended runs are just some of the issues to be addressed when planning an installation.

### 2.2.1 MFX Control Cable

The MFX Control Cable connects the MFX Console to the Mainframe unit. The cable carries RS232, RS422 and MIDI signals and is limited to a maximum length of 20 metres. The Mainframe is supplied with a 10 metre cable. Ensure sufficient slack is left at the Console end to ensure movement of the Console does not cause undue stress on the connector, or cause the connector to partially disconnect, which can damage the serial drivers. When fitting or reconnecting the cable ensure that power is off at either the Mainframe or the Console.

### 2.2.2 Sony 9-Pin Cable

The 9-Pin cable connects the Mainframe to a Sony 9-pin protocol machine. It is an RS232 cable with three main connections, being Tx, Rx and ground. The recommended maximum length for this cable is 30 metres. The Mainframe is supplied with a 5 metre cable. Again it is recommended that power be switched off at one end when connecting to protect the drivers.

### 2.2.3 Video Cable

TheVideo cable connects theVGA output from the Mainframe to the attached Monitor. It is basically a 15 -way shielded 50 Ohm cable with high density D-type connectors at each end. A maximum length of 20 metres is typical. The Fairlight Mainframe is supplied with a 10 metre cable which has been found to be suitable for the majority of monitors. An optional modified SVGA buffer unit may be used to extend the cable lenght if necessary.

### 2.2.4 SCSI Cable

The SCSI cable connects the Mainframe to external SCSI devices. It is a 50 -way shielded cable with moulded connectors at each end and a metal shield in each connector. Each Cable should be no longer than 1 metre in length. The total length of all external SCSI cables connected to a Mainframe should be less than 4 meters. Avoid using cables with connectors of all plastic manufacture as these do not typically seat on all SCSI devices and have been found to be unreliable. Avoid inexpensive 'budget' SCSI cables to ensure reliability of operation.

### 2.2.5 SCSI Terminator

Use an Active SCSI Terminator to terminate the last device in the SCSI chain.

### 2.2.5 LTC Cable

Cables used in connecting LTC to and from the MFX system should preferably be wired as pin 2 hot, pin 1 gnd and pin 3 cold. Where an unbalanced source is used, it is required that pin 3 be shorted to ground to prevent noise entering the system.

### 2.2.6 Audio Cable

Standard shielded audio cable is suitable. Pin 2 is hot, pin 1 gnd and pin 3 cold. Unbalanced sources should have pin 3 shorted to pin 1.

### 2.2.7 Digital Cable

Digital cables connected to the MFX system must be of the correct 110 Ohm impedance. Alternatively, the AES signals can be routed through a video distribution amplifier for long runs and multiple distributions. As a limited amount of research has been performed on this form of distribution some experimentation may be required.

### 3.0 Space and Cooling

It is recommended that the Mainframe be installed in an air conditioned machine room. The Mainframe system is designed to fit a standard 19 inch rack enclosure whereas the Mini is designed for free standing installation in a machine room or studio. For access requirements it is adviseable that at least 2 U of space is left above and below the Mainframe to facilitate the easy placement of cards or external hard disk drives when updating software or firmware. This will also offer improved air flow for cooling. Clearance must also be provided at the rear of the Mainframe so as not to restrict the flow of cooling air - at least 120 mm space is the recommended minimum. For service purposes it is recommended that easy access to the rear of the Mainframe is provided at all times.

The Mainframe is $36.5 \mathrm{~cm}(8 \mathrm{U})$ high, 47 cm deep and weighs approximately 45 kg . When being installed, it is recommended three persons perform the installation.

The power source for the Mainframe should be filtered. When large variations occur to the mains supply voltage an uninteruptable power supply (UPS) is mandatory. Line voltage is typically not a major issue however variations do become critical at lower operating line voltages. If system crashes and lock-ups are occurring it is recommended a mains line monitor is connected to the mains supply to evaluate the quality of power available.

Avoid installing the Mainframe:

> where air flow is poor or restricted
> in dusty or damp areas or close to heat sources
> in unstable enclosures or areas subject to vibration
> in close proximity to strong magnetic or electrical fields in areas with poor service access
> to an unfiltered mains supply

Being a compact unit, cooling in the Mini is very important. Cooling is provided by five 60 mm fans mounted horizontally with a sixth 60 mm fan dedicated to the NFS350 switch mode power supply. It is vitally important that the power supply fan is always be checked for correct operation when a new system is installed and regularly as part of routine maintenance.


### 4.0 The MFX3 ${ }^{\text {plus }}$ Mainframe and Mini

### 4.1 The Mainframe

The Fairlight MFX3 ${ }^{\text {plus }} 19$ inch Mainframe configuration offers a maximum of 24 input/ output tracks in both the digital and analogue domain, with all storage provided by SCSI hard drives. Systems can be configured from 4 input/ 4 output through to 24 input/ 24 output by the installation of the appropriate hardware and software. The 19 inch Mainframe supports one internal 3.5 inch hard drive in the rear SCSI section (typically the boot drive) and optionally, up to three 3.5 inch devices in the front drive mount section. Drives mounted in the front section should be spaced apart for cooling purposes. Due to cooling requirements for drives it is recommended that where possible drives be mounted in external boxes rather than in the Mainframe itself.

Gaining access to the digital cards is achieved by removing the four screws at the top \& bottom of the front dress panel. Removing the dress panel will provide access to the RF screen panel which can be removed by further mounting screws. Once the RF screen is removed, access is gained to the digital cards. Depending on system configuration there will either be one to six ESPDCC (Digital Channel Card) cards fitted in the digital section. All digital cards are fitted with extraction handles, at the top and bottom of the front of the cards. These handles typically carry the card part number and revision on the top handle and the serial number on the bottom handle. For correct revision information please refer to the ECN manual available from the Technical Support Department.

When a Mainframe has been transported it is possible that the digital cards have become loose in their slots. For this reason it is advisable that the digital cards are re-seated firmly into position prior to powering up the system. All cables should similarly be checked to ensure they are firmly seated into their respective connectors.


MFX3 ${ }^{\text {plus }}$ Mainframe Front View


Front View with Dress Panel Removed

To the left of the digital card cage there is a SCSI device mounting area. The SCSI and Power cables are installed during manufacture and three SCSI ID switches are provided on the drive mounting plate.

The boot SCSI drive is typically fitted in the rear SCSI panel. Space is provided for one 3.5 inch drive, equipped with all cables and SCSI ID switch. The video buffer board is also fitted to this panel, which converts the digital VGA signal to the analog format required by most VGA monitors. Access to this panel is achieved by removing the six retaining screws.


Front View with RF Screen Removed


Mainframe Rear View

Located to the left of the rear SCSI panel are six slots for ESPDIO/AIO cards. Depending on the configuration of the MFX3 ${ }^{\text {plus }}$ system ordered, blanking plates are fitted if fewer than six ESPDIO/ AIO cards are present. When fitted, the ESPDIO/AIO cards are securely held in place by thumb screws and as such do not require reseating after transport.

Located to the left of the ESPDIO/AIO cards is the SYNC I/O module, which occupies the width of four ESPDIO/AIO cards and is held in position by four thumb screws. In addition to the edge connectors on the SYNC I/O module, two flying lead cable assemblies are connected directly to the module. A 10-way cable carries RS232 serial data from the QWERTY side of the Console, while a dual 30 -way cable provides all the bidirectional syncronization information. Care should be excercised when removing the SYNC I/O module, ensuring the two flying lead cables are disconnected before attempting to fully withdraw the SYNC I/O module from the Mainframe. Similarly, when refitting the SYNC I/O module care should be taken to prevent damage to the cables.

Power in the Mainframe system is derived from an internal switch mode power supply. The power supply is a Computer Products ${ }^{\mathrm{TM}}$ NFS350, which supplies power for all the electronics and the rear SCSI internal boot drive. Power for the front mounted internal SCSI drives is provided by an optional Computer Power NFS110 supply. Both supplies carry a UL and CSA approval and feature automatic shutdown circuitry in the event of a short circuit or overload condition. The mains fuses for these units are fitted to the rear of the Rack with the appropriate labeling for supplies. Both supplies are auto switching at the input and as such only the mains fuse requires changing when switching between 110 V and 240 V ranges.

Cooling in the rack is provided for by four 80 mm fans which should be checked at regular intervals for correct operation. An anti-static connector is provided at the rear panel. When servicing the Mainframe the technician should always be grounded via this connector to avoid static discharge damage.


Detail of Mainframe showing SCSI Drive Bay and Digital Card Cage

| Slot Number | Part Number | Description |
| :---: | :---: | :--- |
| 1 | ESPSYN | Sync Card |
| 2 | ESPMX1 | Digital Mixing Card - FAME |
| 3 | ESPMX1 | Digital Mixing Card - FAME |
| 4 | ESPDCC | Digital Channel Card |
| 5 | ESPDCC | Digital Channel Card |
| 6 | ESPDCC | Digital Channel Card |
| 7 | ESPDCC | Digital Channel Card |
| 8 | ESPDCC | Digital Channel Card |
| 9 | ESPDCC | Digital Channel Card |
| 10 | ESPTSR | Turbo SCSI Card |
| 11 | ESPWX | Wave Executive Card/Color Graphics Card |
|  |  |  |

### 4.2 The Mini

The Fairlight MFX3 ${ }^{\text {plus }}$ Mini configuration offers a maximum of 8 input/output tracks in both the digital and analogue domains operating from either a SCSI Magneto-Optical (MO) or hard drive. Systems can be configured as 4input/4 output or 8 input/8 output, or alternatively 4 input/ 8 output, depending on the hardware and software installed. It has internal device mounting capabilities for one $3.5^{\prime \prime}$ hard drive and a $5.25^{\prime \prime}$ devices such as an Optical drive or an Exabyte drive.

Gaining access to the digital cards is achieved by removing the two screws at the bottom of the front panel and then lifting this panel out and upwards such that it slips out of the two top mounting slots. If there is not an Optical or Exabyte drive fitted then there will typically be two $3.5^{\prime \prime}$ blanking panels to the right of the power supply. If an Optical or Exabyte drive is fitted extreme care should be taken when removing the front panel such that damage to the drive front panel is avoided. Depending on system configuration there will either be one or two ESPDCC (Digital Channel Card) cards fitted in the digital section. All digital cards are fitted with extraction handles at the top and bottom of the front of the cards. These handles typically carry the card part number and revision on the top handle and the serial number on the bottom handle. Labelled from left to right, the cards should carry the following part numbers.

## Slot Number Part Number Description

| 1 | ESPSYN | Sync Card |  |
| :--- | :--- | :--- | :---: |
| 2 | ESPDCC | Digital channel Card |  |
| 3 | ESPDCC | Digital Channel Card |  |
| 4 | ESPTSR | Turbo SCSI card |  |
| 5 | ESPWX/CG4 | Wave Executive / Color Graphics Card |  |
| MFX3plus Mini Digital Card Cage Slot Assignment |  |  |  |

For correct revision information please refer to the ECN manual available from the Technical Support Department.

When an MFX3 ${ }^{\text {plus }}$ Mini has been transported it is possible that the digital cards have become loose in their slots. Thus it is advisable that these cards be seated firmly into position prior to powering up the system. Cables should also be checked to ensure they are firmly seated into their respective connectors.

The MFX3 ${ }^{\text {plus }}$ Mini weighs approximately 15 Kg and measures 21.3 cm wide, 47 cm deep and 46 cm high.


Mini Front View with Cover Removed


Mini Rear View

The outer case of the Mini can be removed by first removing the two screws located at the bottom of each side of the case. Once the cover is removed access is gained to the power supply, digital card cage and internal drives. Internal mounting space is provided for one 3.5 inch hard disk (typically the boot drive) toward the rear of the cabinet and opposite the power supply, and one 5.25 inch or 3.5 inch devics at the upper front of the cabinet adjacent the power supply. All necessary cables for SCSI data, ID and power are pre-installed during manufacture. Please note that while it is possible to fit two 3.5 inch devices in the front section, only one SCSI ID connection is provided. A video translator card is fitted to the rear panel of the unit which converts digital VGA data to the analog format currently employed by most VGA monitors.


Mini Top View with Cover Removed

The rear of the Mini cabinet contains the Input/Output Sync Module and the ESPDIO/AIO digital/analog input/output cards. From right to left the cards should be as follows:

| Slot 1 | ESPDIO/AIO |
| :--- | :--- |
| Slot 2 | ESPDIO/AIO (optional, 8-track) |
| Slot 3 | ESPSYNC I/O |

The SYNC module occupies the width of four ESPDIO/AIO cards and is held in position by four thumb screws. In addition to the edge connectors on the SYNC module, two flying lead cable assemblies are connected directly to the module. A 10-way cable carries RS232 serial data from the QWERTY side of the Console while a dual 30-way cable provide all the bidirectional syncronization information. Care should be excercised when removing the SYNC module, ensuring the two flying lead cables are disconnected before attempting to fully withdraw the SYNC module from the Mainframe. Similarly, when refitting the SYNC module care should be taken to prevent damage to the cables.


Mini Front View - Detail of the Digital Card Cage

Power in the Mini system is derived from a Computer Products NFS350 switch mode power supply. The supply carries a UL and CSA approval and features automatic shutdown circuitry in the event of a short circuit or overload condition. The supply is auto switching at the input and as such only the mains fuse requires changing when switching between 110 V and 240 V ranges.
Slot Number Part Number Description

| 1 | ESPSYN | Sync Card |
| :--- | :--- | :--- |
| 2 | ESPDCC | Digital channel Card |
| 3 | ESPDCC | Digital Channel Card |
| 4 | ESPTSR | Turbo SCSI card |
| 5 | ESPWX/CG4 | Wave Executive / Color Graphics Card |

### 5.0 Power Supply

The power supplies employed in the MFX3 ${ }^{\text {plus }}$ product range are Computer Products ${ }^{\mathrm{TM}}$ units. Both the Mainframe and Mini utilise NFS350 350 Watt switch mode supplies. The Mainframe will also accept an optional Computer Products NFS110 110 Watt power supply, required if internal SCSI drives additional to the boot drive are to be fitted. The power supplies in the Mainframe are mounted directly above the card cages. Access can be achieved by removing the top panel. In the Mini the power supply is mounted in the top enclosed area and assess can only be achieved by removing the top frame and front panel assemblies.

### 5.1 The NFS350-7625

The NFS350-7625 power supply is a quad output, 350 watt open frame switch mode supply. The input circuitry is universal, Thus there is no need for switch settings or jumpers through out the world. There are three fixed outputs, the first being 5 V @ 50A, the second $12 \mathrm{~V} @ 12 \mathrm{~A}$ and the third being-12V @ 5 A . The fourth output is adjustable in the range of 4.5 V to $16.5 \mathrm{~V} @ 4 \mathrm{~A}$. The power supply incorporates thermal protection, overvoltage protection and short circuit protection with auto-restart. This power supply is approved by UL, CSA,VDE, and its built-in line filter reduces conducted noise below FCC andVDE limit A. Cooling for this power supply is provided by means of fans. It is important that the fans at the rear of the Mainframe are checked regularly and with the Mini there is a fan mounted directly on the power supply which should also be checked regularly. Fans used are typically Papst ${ }^{\text {TM }}$, and as such are very reliable. All power supplies are setup and adjusted at the factory and there is no need for adjustment in the field. Faulty units should be returned to the head office for repair/exchange.

There are no user serviceable parts in the above described power supply.

### 5.2 Power Supply Adjustment Procedure



1. Connect ground link between TB3 Pin 2 and TB2 Pin 1 if not already done
2. Adjust the - 13.3Volt adjustment pot fully counter clockwise and note voltage between TB2 pins 1 \& 2 ( should be about -13.3 Volt )
3. Adjust the +13.3 Volt adjustment pot for the same figure as in step 2 except + ve with respect to ground (about 13.3 Volt) between TB3 pins $1 \& 2$
Note: start by turning pot fully anti-clockwise and then 5-6 turns clockwise

### 6.0 Installation

### 6.1 Installation Power Diagram



### 6.2 Mainframe

The Mainframe takes up 8 RU when fitted into a 19 inch rack. It operates from either 100-120v or $200-250 \mathrm{v}, 50-60 \mathrm{~Hz}$ with the mains input being auto-switching. At least two persons are required to fit the Mainframe into a 19" rack as the unit is quite heavy. It is however recommended that a third person be made available for the initial fitment into the rack, such that a person can guide the Mainframe into the rack, from the rear. The Mainframe should be fitted such that there is no restriction to the ventilation at the rear of the unit. If external SCSI devices are to be connected it is recommended that these be placed on a rack tray above or below the Mainframe.

It should be noted that typically the Mainframe unit is fitted with a boot drive with SCSI I.D. ' 0 ' (although the boot drive can be at any ID). As the Mainframe uses fans for its forced ventilation system, these generate a degree of ambient noise. The Mainframe should be located in an air conditioned machine room away from the studio and other heat generating equipment.


1. Install Mainframe into 19 inch Rack enclosure (requires removal of front panel).
2. Ensuring mains switch is in the off position, connect the input power cable.
3. Connect the printer cable to the 9-pin D connector on the SYNC I/O module of the Mainframe (the connector is marked as 'RS232').
4. Remove the front dress panel by undoing the four thumb screws.
5. Using an anti-static strap connect yourself to the mainframe chassis ground.
6. Using a small Phillips screwdriver open up the front RFI panel and ensure that all the cards are firmly seated into their respective slots by pushing on the card ears at the top and bottom of each card.
7. Replace the RFI panel and front panel on the Mainframe.
8. Connect the 15 -way D connector of the Video cable to the 'Video Monitor'connector on the RIO panel of the Mainframe.
9. Connect the MFX Console cable to the Mainframe at the 24-way

Centronics connector located on the SYNC I/O module at the rear left of the Mainframe.
10. Connect any external SCSI drives and ensure that the last device is terminated. Ensure that the SCSI IDs are not in conflict with each other.
11. Connect all Sync input cables such as LTC, Word clock, and Black burst (video sync).
12. Connect all digital and analog audio input/output cables.
13. Connect 9 pin control cable to the 9 pin D connector machine A (or machine B) on the SYNC I/O module.


Mainframe Rear Panel - Detail of Connections

### 6.3 MFX3 ${ }^{\text {plus }}$ Console and Video Monitor

1. Place the MFX3 ${ }^{\text {plus }}$ Console at a suitable location close to the audio mixer.
2. Connect the MFX cable to the 37-pin D connector on the rear of the Console.
3. Connect the mouse to the 9-pin D connector on the rear of the Console. Please note that the mouse is no longer required. By holding the shift key when selecting ' X Point' it toggles between horizontal and vertical adjustment of the crossfade parameters.
4. Connect the MFX Console power supply to the MFX Console and then connect the mains power to the MFX Console power supply .
5. Once all connections have been made to the MFX Console, it can be powered up safely at the power distribution board or wall outlet.

Note: To avoid noise on the system and earthing problems, it is advisable that the mains source for the Mainframe also be the mains source for the MFX Console.


The Fairlight MFX3plus Console and Video Monitor

### 6.4 External and Internal SCSI Drives

The Mainframe is designed to accept one 3.5 inch drive in the rear section. Typically the boot hard drive will be installed into the Mainframe itself, inside the rear rightmost (RIO) panel. When connecting external devices ensure that their SCSI ID does not conflict with devices fitted within the Mainframe. There is a SCSI ID switch on the rear SCSI panel for changing the SCSI ID of the internal boot drive. It is possible to optionally install two additional 3.5 inch drives in the front section of the Mainframe however these drives should be specified in the original order placed on your local Fairlight dealer or Fairlight office.

Typically Exabyte drives should be set to ID ' 5 ' when connected to the Fairlight Mainframe. It is recommended that a rack tray be fitted either above or below the Mainframe to hold external SCSI devices. The last device must be terminated with an active terminator. All other devices are to be looped through, un-terminated.

### 6.5 External Cable Length Considerations

The following table indicates the maximum useable length of interconnect cables.

| Cable Type | Recommended Length | Maximum Length |
| :--- | :--- | :--- |
| Video Cable | 10 metres (monitor dependent) | 20 metres (monitor dependent) |
| MFX Console Cable | 10 metres | 20 metres |
| 9-pin Control Cable | 5 metres | 30 metres |
| External SCSI Cables | 1 metre or less, each cable | 4 metres total length |

### 7.0 New Installation Testing

The aim of this chapter is to set out a basic procedure for the testing of a new installation of all the MFX3 ${ }^{\text {plus }}$ system modes. The text is presented in a procedural form. All the points mentioned should be checked where available equipment permits; it may not be possible to test WCLK in if an appropriate signal is not available.

### 7.1 System Initialisation Test Procedure

After the system has been installed and is ready for power up, perform the following:

1. Check that the video and MFX cables are securely connected.
2. Check that all SCSI devices are connected and that each has a unique address. Exabyte drives must be set to address 5 only.
Optical drives should be set to address 3 .
Typically, set hard drives to even addresses.
Ensure that the last device is correctly terminated and the total length of all external SCSI cables does not exceed 4 metres. The longer the SCSI bus cables, the slower the SCSI transfer rate.
3. Check that the correct power is connected to the Mainframe and the MFX console.
4. With all SCSI devices powered down, switch on the Mainframe.
5. Initially you will observe a screen showing the DIO initialization screen as follows:
```
Transfering DIO Detection Program to SyncCard.
Transfer OK - Attempting to Run Code at 0x00008000.
DIO Detection Program is Running.
Waiting for DIO 'INIT' Pattern ... OK
DIO #O Present:YES - Analog In:YES - Digital In:YES
DIO #1 Present:YES - Analog In:YES - Digital In:YES
DIO #2 Present:YES - Analog In:YES - Digital In:YES
DIO #3 Present:YES - Analog In:YES - Digital In:YES
DIO #4 Present:YES - Analog In:YES - Digital In:YES
DIO #5 Present:YES - Analog In:YES - Digital In:YES.
```

The number of DIO's detected will depend on the configuration of the system
6. The system will complete its power-on reset and the screen should turn to black.
7. The Fairlight ESP Waveform Executive Flashware configuration screen should be displayed - check for the following:

```
i) [ Fairlight ESP Waveform Executive Flashware - v5.05 [15.1.04d] ]
Waveform Bus Present: Yes
Turbo SCSI Present: No
CG4 Present: Yes
PCI Present: Yes
Sync Card Present: Yes
```

Note: For Turbo SCSI or PCI to be present it depends on the configuration of the machine. This screen shows that the PCI option is fitted.


Typical MFX3plus System Boot Screen
ii) Digital Channel Cards: $0<1 \begin{array}{llll}2 & 2 & 4 & 5\end{array}$

DIO Cards Installed: $0 \quad 1 \quad 2 \quad 3 \quad 4 \quad 5$
DIO Cards with Inputs: $\begin{array}{lllllll}1 & 1 & 2 & 3 & 4 & 5\end{array}$

Note: Channel and DIO cards commence with card 0 to a maximum of 5 (if six cards are fitted for 24 tracks). The same number of DIO and DCC cards should be detected if not, check the 26 -way cables at the front of each DCC card.

```
iii) [ DRAM Configuration ]
    Bank 0 - 0x08000000: Yes Bank 1 - 0x09000000: No
    Bank 2 - 0x0A000000: Yes Bank 3-0x0B000000: No
```

Currently 32MB RAM is fitted as standard to machines, check banks 0,2 say yes.

```
iv) [ DIP Switch Settings ]
        Enable System Debugger #1: No
        Enable Serial Output Only #2: No
        Disable MMU #3: No
        Disable Copyback #4: No
        CG4 Refresh Rate #6: 44.3KHz/75Hz
        Development Environment #7: No
        Enter ROM Diagnostics #8: No
```

All switch settings should say no except when performing diagnostics.

```
v) [ Sync Card Hardware ]
    Firmware Revision: 9.05 Xilinx Loaded: Yes
    SYS Duart Present: Yes FPU Present: Yes
vi) [ Sync I/O Module Hardware ]
    SONY Duart Present: Yes
    MFX Duart Present: Yes MDR Duart Present: Yes
    MIDI A/B Duart Present: Yes MIDI C/D Duart Present: Yes
    OS-9/68040 System Bootstrap [32 Mb]
    Press <DEL> to Start or Any Other Key to Display Boot Menu ... 3 2 1 Autobooting
```

Check here that the system has seen 32 MB RAM


Typical MFX3 ${ }^{\text {plus }}$ Project Page

### 7.2 Audio Input Test Procedure

Power up the MFX3 ${ }^{\text {plus }}$ system and allow to boot to the Project page in the disk recorder. Create a new project called " Test 44 Analog ". Route an audio source (preferably low level background type music) to the first four input channels \& arm these channels. Record these four tracks for a period of 15 minutes. Replay the recording, listening carefully to each channel. Jump to the end of the recording you have just completed and remove the source of the music. Record 5 minutes of silence (no audio in). Record onto all available channels \& listen to this recording on each channel. No sync set up is required as the MFX3 ${ }^{\text {plus }}$ will be in its default sync mode. Close the project and proceed to step 7.3.

### 7.3 Digital Input Test Procedure

Perform step 7.2 again except this time call the project " Test 44 Digital " . Digitally arm all available inputs by selecting the ARM menu and under TYPE, turn the Jogger wheel until AES is selected \& press the enter key. Next verify the sync input mode by pressing BLUE DIGI, ensure that HOUSE is selected and that SYNC is AES or where word clock is available, if connected this may be selected (WCLK). Perform a recording as in step A. Play back the recording paying particular attention for clicks etc. If available connect the digital outputs to a quality AES DAC and monitor the digital outputs while in playback. Typically when digitally recording select WCLK as the sync if it is available.

### 7.4 Syncronization Test Procedures

### 7.4.1 9-Pin Control

If not already connected, connect the 9 Pin control cable to the Mainframe. Select REMOTE on the 9 Pin device and insert media striped with time code. Select the M1 key to the right of the jogger wheel. Press the various transport keys and observe that the 9 Pin machine is locked and operating as per required. Deselect M1 and proceed to the next step

### 7.4.2 LTC IN

Press the M2 key. Press the BLUE key and the DIGI key at the same time and select MASTER M2 ON. Open a project and connect a source of LTC into the Mainframe. When PLAY is pressed the MFX will jump to the time code position of the incoming LTC source. Open a project with audio and copy the audio to the timecode location of the incoming signal. Listen to the audio while locked, for clicks or dropouts. Deselect the M2 key by pressing again.

### 7.4.3 LTC Out

Connect the MFX3 ${ }^{\text {plus }}$ LTC output to an external device. Press the SETUP/GEN key and press the PLAY key on the MFX. Set the slave device to play and observe that it tracks MFX3plus.

### 7.4.4 Locked to Video

Connect a video black reference source into the Mainframe. Under the BLUE DIGI menu under SYNC select VIDEO. Press the ESC key and then Z. Observe that the last line indicates that Video sync is detected. Remove the video source and selectVIDEO as above. Observe that an error message is displayed.

### 8.0 Obtaining Technical Support

Additional Technical Support for the Fairlight MFX3plus Digital Audio Workstation, which is not covered by this publication, may be readily obtained from a variety of sources, not least of which is your local Fairlight office or Authorised Fairlight Dealer. Other sources of this information are detailed in the section below.

### 8.1 Internet

Detailed information concerning all Fairlight Products and Services is available on our Internet Web Site, which is located at www.fairlightesp.com.au. Its user-friendly design allows you to easily source the latest news concerning product development and availability, current and past Fairlight Newsletters, Bulletins and Press Releases, Distributor and Dealer contact details, employment opportunities and a brief company history.

The Web Site is currently undergoing a transformation to further enhance our product support and after sales service. The ability to download the latest software, technical documentation, and an approved Peripheral database are some of the new features to become available. A comprehensive Fairlight User Network including hints and tips to get the most out of our products, a FAQ section and links to other useful digital audio sites, will also form part of the structure.


The Fairlight ESP Internet Web Site Home Page

### 8.2 On-Line Technical Support

Online technical support is available via the Internet from ourWeb Site. Just point your browser to:

## http://www.fairlightesp.com.au

click on products then click on tech support. Once there, you will find links to our FTP site for the latest software and firmware updates, up-to-date software bug information, an up-todate ECN list, a listing of tech support leaflets and a place to ask specific technical questions. Technical support queries will be promptly answered in the order they're received.

### 8.3 Technical Support Leaflets

Technical support leaflets such as those found in appendix A of this publication are always available on our Web Site in the form of PDF documents. Just go to:

## http://www.fairlightesp.com.au

click on Products, then click on Tech Support, then on Technical Support Leaflets. When you're there you'll have the opportunity to view or download what you like. New Leaflets and updates to current leaflets will continually be posted to the website. Regular visits will help keep your references current and up-to-date.

### 8.4 ECN Updates

ECN updates are available as Microsoft Excel documents from our Web Site, located at:

## http:www.fairlightesp.com.au

Simply click on Products, then Technical Support, and finally Engineering Change Notice to access them. These updates can be easily viewed or downloaded, and there are examples of these illustrated in Appendix A of this Service Manual.

It is therefore strongly recommended that you visit our Web Site on a regular basis to be kept informed of the latest developments and changes concerning ECN's and other technical support documentation.

### 8.5 FTP Site

### 8.5.1 Introduction

This Section details the procedures for downloading files from Fairlight's FTP site for upgrades to the MFX3 ${ }^{\text {plus }}$ system.

FTP, which stands for 'File Transfer Protocol', is the predominant protocol for transferring files overTCP/IP networks. Although FTP originated as a Unix utility, it is now available in many other environments includingWindows 95, 98 and NT. PCs that have been set up for TCP/IP networking can access an FTP site in several ways. The most basic of these is a command line interface included withWindows, other methods are via a dedicated FTP Client program which can be downloaded and purchased over the Internet, or using an Internet Browser.

The current implementation of the FTP site is to provide an alternative for the existing BBS system, thus eliminating the need for long international phone calls and the unpredictable quality of international connections. The new system will also provide the basis for taking advantage of future developments with Fairlight's products, as well as any new developments with Internet technology.

### 8.5.1.2 Getting connected

To get an account on the FTP site, if you do not have access already, you will need to contact Fairlight by Email at the following address:
mail@fairlightesp.com.au
You will then be issued with a user name and password.

### 8.5.1.3 What you will find

Once you are connected to Fairlight's FTP site, you will find several directories containing the files and documents you will need to upgrade and maintain Fairlight products. The directories you will see depend on the access rights you have been given by Fairlight. The directories you will see in this manual may differ from those you will see once connected.

You will notice that many of the files destined for the MFX3plus will have an accompanying '.crc' file. This is a text file used for checking the integrity of the final transfer. By running the 'crc' program on the MFX3 ${ }^{\text {plus }}$ and checking the results against those listed in the 'crc' file, you can determine if the file is correct. A PC version is available from the UTILS/CRC directory of the FTP site.

### 8.5.2 Equipment and Software

### 8.5.2.1 IBM Compatible PC

The procedures outlined in this document are based on an IBM PC compatible running Windows 95, Windows 98 or Windows NT. Users with experience on other platforms may be able to perform equivalent procedures. The PC should also be fitted with 16550 UARTS for high speed serial communications. This is only an issue for older PCs, as most newer models have these fitted as standard.

### 8.5.2.2 Internet connection

A connection to the Internet is required. This can be via a modem or a permanent connection. Either way, check that you can run all the standard Internet features to ensure your system is working correctly. Since so much literature is available on Internet connections, and considering the number of things that can go wrong when getting it working, this document will assume you have it all organised.

### 8.5.2.3 TCP/IP Protocol

The PC must be set up to use TCP/IP protocol. If any part of the procedure is going to prove difficult to set up, it will be the TCP/IP settings. If you are unable to make an FTP connection to Fairlight's site, check to see if you can connect to other sites before assuming the Fairlight site is not working (e.g. ftp.microsoft.com). You may not have access to other sites, but if it asks you for a name and password, that's a good sign.

### 8.5.2.4 FTP Client or Web Browser

It is possible to download files from the FTP site from the MS-DOS prompt, but it will make life easier if you use an FTP Client or Web Browser. The FTP Client used in the examples in this manual is FTP Voyager. This is available from the following web site:

## http://www.ftpvoyager.com

Note: Other programs are also available from other vendors.
A standard Web Browser such as Microsoft Internet Explorer can also be used to download files, and is required if you want to change your password. It is recommended that you use the latest version downloaded from the Net.

### 8.5.2.5 Terminal program

A terminal program supporting Zmodem transfers is required to send the file from the PC to the MFX3. HyperTerminal, which is included with Windows 95,98 and NT, is suitable for this purpose.

### 8.5.2.6 Null modem cable

Once the files have been downloaded to a PC, a Null Modem cable is required to transfer the files to the MFX3 ${ }^{\text {plus }}$. The 9 pin to 9 pin cable is the most common and can be used with a 9 pin to 25 pin adapter for use with 25 pin Com ports.

Null Modem cables can usually be purchased ready made from most computer stores. To make your own, use the wiring as detailed below:


9-pin to 9-pin Null Modem Cable


25 Pin Female 'D'

## 25-pin to 9-pin Null Modem Cable

### 8.5.3 File transfer using Windows FTP

### 8.5.3.1 Connecting to Fairlight's FTP site

### 8.5.3.1.1 Starting an FTP session

Start an FTP session with one of the following methods:
a) Select Programs from the Start Menu, select MS-DOS Prompt, type:
ftp <return>
OR

b) Double-click on the FTP icon in your Windows folder. It is possible to create a shortcut to this for future use.


OR
c) Select Run from the Start Menu, type in FTP, and click OK.

Note: This may actually run an alternative Browser program if one has been configured as your default FTP program. Some internet browsers may change this when they are installed.


### 8.5.3.1.2 Connecting

At this point, if you do not have a permanent internet connection, you will have to use Windows Dial-up Networking to connect to an internet provider as you would for normal Internet and Email use. It is not necessary to run your Internet browser or Email software.

### 8.5.3.1.3 Opening the FTP site

Connect to Fairlight's FTP site with the following command:
open ftp.fairlightesp.com.au <return>

Note: It is also possible to open the ftp site directly from the MS-DOS prompt in one step with the following command:
ftp ftp.fairlightesp.com.au <return>

### 8.5. 3 tetp $>$ open flp. fatirightesp.com.au <br> Gonnected to ftp.fairlightesp.com.au. <br> 220-Welcome to Fairligtht FTP <br> 220 Service ready for new user <br> User (ftp.fairlightesp.com.au:(none)):

Enter your user name as supplied by Fairlight and hit <return>.

### 8.5.3.1.5 PASSWORD

ftp> open ftp-fairlightesp-com.au
Connected to ftp-fairlightesp-com.au.
220 -Welcome to Fairligtht FTP
220 Service ready for new user
User (ftp-fairlightesp-com-au:(none)): s.bartfast
331 Password required
Password:

Enter your password as supplied by Fairlight and hit <return>.
Note: Your password will not appear on the screen as you type.

If you have made a successful connection, you will be returned to the ftp prompt after showing 'User logged in'. If there has been a problem, the system will print 'Login failed'.

```
ftp> open ftp-fairlightesp-com.au
Connected to ftp.fairlightesp.com.au.
220-Welcome to Fairligtht FTP
220 Service ready for new user
User (ftp.fairlightesp.com.au:(none)): s.bartfast
331 Password required
Password:
Password: logged in
ftp>
```


### 8.5.3.2 Downloading files

### 8.5.3.2.1 ROot directory

Once logged in, you will be able to access certain directories depending on your access rights as given by Fairlight. To see a list of directories and files, type the following:

```
dir <return>
```



Use this command at any time to display the contents of your current directory. To list the contents of a certain directory, use the 'dir' command followed by the directory's name:
dir <directory_name> <return>
e.g:
dir machine <return>

### 8.5.3.2.2 Changing the current directory

Change the current directory to the one containing the desired files.
In this case, we will use the Machine file as an example.
cd machine <return>


Note: To go back one step on the directory structure, type:

```
cd .. <return>
```

Noting that unlike DOS, a space is required after the cd i.e:
cd [space] .. <return>

### 8.5.3.2.3 Changing the local directory

Change the local directory to where you would like the files placed. This will usually be a directory on your PC.

```
lcd <directory_name> <return>
e.g:
lcd d:\data\download <return>
```

Note: Substitute the directory path with your own.


### 8.5.3.2.4 Binary transfer mode

Set the system for binary file download with the following command:

```
bin <return>
```

Note: It is only necessary to type this once per session. If this command is not sent, files may be corrupt when downloaded.


### 8.5.3.2.5 Listing files

Use the 'dir' command to display a list of files in the current FTP directory:

```
dir <return>
```



### 8.5.3.2.6 Downloading

Download a file with the following command:

```
get <filename> <return>
e.g:
    get machine <return>
```

Note: Substitute the filename as required.


### 8.5.3.2.7 Ending a session

When finished, close the connection with the following command:

```
quit <return>
```

```
ftp>quit 
221-Goodbye from Fairlight FTP
221 Goodbye - service closing connection
```


### 8.5.3.3 FTP Commands

The following is a list of other commands you can use when accessing the site. Please remember that they are case sensitive. This means that if you use "BIN" instead of "bin" you will get an error message from the FTP server.

| bin | The 'bin' command tells your system to retrieve data in an 8-bit format. If <br> you do not use the 'bin' command and you retrieve an 8-bit file (such as a <br> .zip or .gz file) the file will be corrupt. |
| :--- | :--- |
| cd | The 'cd' command has the same use as the 'cd' command from DOS. If you <br> enter 'cd directory_name <return>', you will make the directory the current <br> directory. Note that you cannot enter 'cd..' like you can in MS-DOS, you <br> must use 'cd ..' (that is 'cd <space> ..') to go back a directory. |
| close | Close the current FTP connection. This will then return you to the very first <br> ftp prompt. |
| del $\quad$Used to delete a file if you have permission. |  |
| dir $\quad$Lists the files and directories in the current directory or the specified <br> directory. Equivalent to the ls -al command. |  |
| get $\quad$'get' is used when you want to retrieve a file from the FTP server, the <br> command syntax is 'get filename', remember to use the 'bin' command <br> before you do this. If you do not use the 'bin' command then the file may be <br> corrupted when your receive it. |  |

This command is useful as it makes the software print a hash ' $\#$ ' symbol every time a certain amount of data is downloaded to your PC. Usually when you decide to download a file you would type 'get filename <return>', at which stage no indication of activity is displayed until download has been completed. If you enter the 'hash' command, you can see that your PC is downloading data.
help Prints a short explanation of the command you specify. If you enter help without specifying a command, you will receive a list of the commands available in FTP.
lcd When you first run the FTP program from your PC, any files that you retrieve will be sent to the directory that you were in when you started FTP. This is often not convenient. To change the directory that files will be saved to on your PC, use the 'lcd' command to change the local current directory.

Is 'ls' is a Unix command that can be used to display file and directory information. 'Is' on its own displays the current files on the FTP server. As with the 'dir' command on your PC, there are various switches that you can use. Using ls -al will list additional information such as file size and is equivalent to the dir command.
mget 'get' is fine if you only want to get one file. However, if you want to retrieve multiple files, then you can use the 'mget' command. You can experiment with wildcards. If you specified '*.zip', then 'mget' would only try to retrieve ‘.zip’ files.
mkdir This is the same as the 'MD' command in DOS and is available only if you have been given permission.
mput The opposite to 'mget'. This command allows you to send multiple files to the server if you have permission.
open Establishes a connection to the FTP server on the specified host.
pwd This command tells you the name of the directory that you are in on the FTP server.
quit Logout from the current FTP connection and return to the operating environment.
rename Does the same as the DOS rename command, i.e. renames a file. This can only be done if you have been given permission.
rmdir This command removes the directory that you specify if you have permission.
send 'send' is the opposite of 'get'. With this command you can send files to the FTP server (if you have been given permission).
user With the 'user' command it is possible to re-log into the FTP server with a different account.

### 8.5.4 File transfer using an FTP Client

### 8.5.4.1 FTP Clients

FTP client programs offer the familiar 'drag and drop’ interface similar to Windows Explorer. It is possible to configure such programs to automatically log on to specific sites and directories within those sites at start-up.

The example screen below is from 'FTPVoyager' available from the followingWeb site:

## http://www.ftpvoyager.com

The Help files included with these programs have instructions for connection and configuration.

FTP Directories
FTP Directories and Files


Local Directories
Local Directories and Files
Some other programs can be found at:
http://www.us.terra-net.com
http://www.ipswitch.com
http://www.cuteftp.com
http://www.ftppro.com
http://www.ftpvoyager.com

### 8.5.4.2 Downloading files

Like Windows Explorer, there are several methods available to copy files. Two of the basic methods offered by FTP Voyager are as follows:


To copy files to your PC simply ‘drag and drop' as required

OR

'Right Click' on the desired file and select 'Download'. This will put the file into the local directory displayed in the lower window.

Alternatively, select 'Get' for a choice of download locations.

Note: It is possible to select multiple files for download. This is done in the same manner as for otherWindows programs. i.e. selecting a range of files with the mouse, or holding down <Alt> and clicking on the files.

### 8.5.5 File Transfer using a Web Browser

### 8.5.5.1 Connecting to the FTP site

To connect to the FTP site, enter the address into your browser as follows:


Note: If you use this method, your password will be visible on the screen and in history files! Please bear this in mind if others use your computer.


Once you have connected, the directories and files will be displayed according to the 'View' settings of your browser.

If you have an old version of your browser, you may not be able to perform all these tasks. It is advisable to download the latest version from the Net. It is recommended that you use Internet Explorer 4 or later.

### 8.5.5.2 Downloading files

To download files, simply drag and drop into the required directory on your PC.


### 8.5.6 AdMINISTERING YOUR ACCOUNT

To administer your FTP account, use an internet browser to display the following web site:
http://ftp.fairlightesp.com.au/
Selecting "Change Password" will take you to a page where you can enter a new password.

## Change FTP Password



### 8.5.7 Transferring files to an MFX3 ${ }^{\text {plus }}$

### 8.5.7.1 Connecting the MFX3plus

Connect a 'Null Modem' cable between a spare Com port on your PC, and the 'Modem' port on the rear of the MFX3 ${ }^{\text {plus }}$.


### 8.5.7.2 MFX Telix

The following procedure is required so that MFX3 ${ }^{\text {plus }}$ is ready to accept files from the PC:
Step 1: Close all projects and then quit the Disk Recorder application with the following command:

```
quit <return> y
```

This should leave you at the '\#' prompt.
Step 2: Change to the root directory:

```
chd /dd <return>
```

It is possible to select a specific directory if required. Software and Machine files are placed in the root directory.

Step 3: To be safe, rename any files that are to be replaced as a backup, for example:

```
rename machine machine.old <return>
```

Substitute other filenames for 'machine' as required.
Step 4: Run the Felix program:

```
telix <return>
```


### 8.5.7.3 PC HyperTerminal setup

Use the following procedure to set up a HyperTerminal session on a PC for use with MFX3 ${ }^{\text {plus }}$. Once set up, future sessions can be started by running from the new icon and jumping straight to performing the transfer (Section 8.5.7.4).

Start a new HyperTerminal session from the Windows 'Start' menu.


Select: Start->Programs->Accessories->HyperTerminal



Note: The Advanced options
should be set to default.


Click in the HyperTerminal window and type some characters to check communications with MFX3plus. The characters should appear on the MFX3 ${ }^{\text {plus }}$ screen.

With Telix running on the MFX, and HyperTerminal running on the PC, you should be able to type characters on either system and have them appear on the other. This is a quick way to test the system prior to attempting file transfers.

Note: When exiting the program, you will be prompted to save the session. Select ' OK ', so as to be able to run the program directly from the previously selected icon and skip this set-up procedure in the future.

### 8.5.7.4 HyperTerminal Transfer

Once Telix is running on MFX3 ${ }^{\text {plus }}$ and HyperTerminal is set-up and running on the PC, use the following procedure to transfer files:

Step 1: Select Transfer->Send File.


Step 2: Type in or browse for the required file(s).


Step 3: Select Send.

If all is well, you will see the transfer start on both systems. Hold down the <ctrl> key and hit ' $c$ ' to exit the Telix program.

### 8.5.7.5 Setting the file attributes

Once files have been transferred to MFX3 ${ }^{\text {plus }}$, it is essential to change the attributes of the files to allow normal operation.

Type the following for each file transferred:

```
attr <filename> -erw <return>
```

e.g:

```
attr machine -erw <return>
```


### 9.0 MFX3 ${ }^{\text {plus }}$ Block Diagram



## timilight

### 10.0 ESPWX Waveform Executive Card



### 10.1 ESPWX Block Diagram



### 10.2 ESPWX Circuit Description

### 10.2.1 Document Revision

| 11.4 .1996 | v1.0 | cea: | created |
| :--- | :--- | :--- | :--- |
| 15.4.1996 | v1.1 | cea: | proof read |
| 10.9.1996 | v1.2 | cea: | 16 M simms |
| 16.10 .1996 | v1.3 | cea: | Rev 2.1 PCB release |

### 10.2.2 Terminology

| DRAM | Dynamic RAM |
| :--- | :--- |
| SRAM | Static RAM |
| FROM | Flash ROM |
| WS | CMI-41 Waveform Supervisor |
| WX | ESP-WX Waveform Executive |
| SC | ESP-SYN Sync Card |
| TS | ESP-TS Turbo SCSI Card |
| PCI | ESP-PCI PCI Interface Card |
| CG4 | ESP-CG4 Graphics Card |
| RTC | Real Time Clock |
| OS | Operating System (OS9 for 68xxx) |
| WFM | Waveform Bus |
| PLL | Phase Locked Loop |

### 10.2.3 Introduction

The WX is a stand-alone 68040 based CPU card with interfaces for the WFM bus, PCI card, and CG4. The WX replaces the WS and all P1/P2 cards.

### 10.2.4 Installation

All P1/P2 cards and the WS card are to be removed (during initial production, the CG3 may be used while the CG4 is not operational).

If the TS card is to be used, then the WX is placed in the WS slot. Note that the ESP-TS card must be modified to operate with the ESP-WX. If the TS is not to be used, then the TS is removed, and the WX installed in the TS slot. This configuration is used when PCI is installed. Note that the jumpers at JP13 must be installed.

WX connector JP1 connects the 10 way ribbon cable which was connected to the Q133 connector SO2.

For systems with the Q137 front panel LEDs and switch board, the 20 way cable to the Q137 connects to JP2 on the WX.

The CG4 plugs onto connectors JP5 and JP9 with the CG4 components towards the WX card.
The PCI connects onto CN1 and CN2. Note that there is a metal support bracket for the PCI.

### 10.2.5 General overview

All clocking on the WX card is synchronous to the CPU (68040-33 U29) and at 33.000 MHz derived from the 66.000 MHz crystal X3. To distribute the 33 MHz system clock, a PLL/buffer chip (CY7B9920-7SC U18) provides individial outputs for each device requiring the clock. The operating system is contained in Flash ROMs (29F040 U27,U19,U24,U15). As these devices are in-system programmable, they need only be programmed once in a programmer; subsequently they are programmed by software.

A realtime clock chip (DS1643 U14) is used to maintain the data and time for the operating system. As this device appears as non-volatile memory, this chip is also used to hold system configuration information. SRAM chips (M5M5278DP-15 U22,U12,U23) are used to extend the memory to 32 bits wide - these 24 data bits are volatile. This memory is used to hold system confuguration data.

DRAM is installed as SIMM modules (in sockets at U3,U4). Initially 16M is installed at U3, a further 16M SIMM can be installed in U4 and will be automatically detected by the software.

There are four RS232 serial ports provided by a quad serial chip (CS2401 U13):

1. RS232 serial port to QWERTY keyboard in MFX console
2. P1 spare serial out port
3. MFX
serial port used for MFX upload
4. COMMS
spare serial port to Q137 front panel card
The interface to the WFM bus is implemented in a XILINX (XC3064A-6 U26) which is uploaded after reset. This chip also includes a 100 Hz clock (OSCLK) divided down from a 20 MHz crystal input. When the operating system starts, the time is read once from the RTC and then maintained via an interrupt generated by the 100 Hz clock.

A quad 7 -segment LED displays system operation for debugging. The digits are allocated as:

| 1. Left-most | processor running status <br> current interrupt level pending |
| :--- | :--- |
| 3. | debug left |
| 4. Right-most | debug right |

The processor running status is the value provided directly by the 68040 . Normally this shows ' 8 ' when running, and ' 5 ' when the operating system has nothing to do. Other values usually imply something is wrong. The interrupt level should show ' 0 ' or flicker to other values, if another value is persistant, then the interrupts are not being serviced by the CPU correctly. The debug left and right digits are used during software operation to indicate the progress.

The decimal points on the display are allocated as:

| 1. left-most | OSCLK 100 Hz interrupt enabled |
| :--- | :--- |
| 2. | serial port interrupt enabled |
| 3. | [spare for debugging] |
| 4. right-most | interrupt pending |

When the operating system is running, decimal points 1 and 2 are on, 3 is off and 4 flickers.
There are 8 DIP switches which are used during diagnostics and selection of the operating system boot mode. For normal operation, all DIP switches should be OFF. After reset, the DIP switches are read to select the boot mode as below:

DIP switch
8 enable ROM diagnostics
7 spare
6 spare
5 disable PCI BIOS (disable synchronous SCSI, Rev 15 Software)
4 disable copyback caching
3 disable MMU
2 disable CG4, use serial port
1 enable ROM debugger
To allow hardware debugging, the jumper at JP4 is connected to a logic analyser to provide a trigger pulse during diagnostics. The connectors JP5 and JP9 (used to connect to the CG4) provide easy logic analysis access to all significant CPU signals.

The WXDONG pal (22V10-15 U1) is coded with a 4 byte dongle code. Each read from the dongle reports one dongle byte (data bits $0 . .7$ ) and the byte number (data bits $8 . .9$ ). The byte 0 includes the PCB revision which is hard coded on the PCB to the inputs of the WXDONG pal.

### 10.2.6 Detalled Description

### 10.2.6.1 CPU cONTROL

(see 10.4.2 CPU Control schematic)
The main devices on this schematic are:

1. WXGLU 1 pal

Controls *RESET,*LRESET,*RSTI reset signals.
Inverts A25 to *A25 for WFM bus interface.
Controls *CPU bus grant signal (*CPUBG).
Controls Flash ROM ROMA20 line.
Divides 66.000 MHz crystal by 2 to generate BCLK.
2. U18 CY7B9920-7SC

PLL and buffers to drive system clocks.
3. WXCPUC Lattice

All address decoding.
Byte write selection (*WE0..3).
Programmable device in-circuit programming interface.
Bus error detection (*TEA).
4. WXGLU2 pal

Controls Lattice program enable *LISPEN.
Routes Lattice/XILINX program data (LXSDO).
When the system is powered-up or reset via S1 (or Q137 front panel board P1 reset), U10 (DS1232) emits a 250 mS reset pulse. If the CPU clock (CLKDOG) is not present, then U10 will time out after 500 mS and generate another reset pulse (the debug display will flash at a half second interval). RESETIN is fed into the WXGLU1 (U34) pal to distribute the reset as *RESET for the peripherals, *RSTI to the CPU, and *LRESET to the Lattice programmable devices.

It is possible for the CPU to generate a reset on *RESET by asserting *RSTO when the RESET instruction is executed. This is done by the operating system startup to reset all peripherals (approximatly 250 mS after RESETIN is deasserted).

During RESETIN assertion, WXGLU1 asserts *CPUMODE to select the internal CPU bus buffer type via diodes D2..D5 and JP11 jumpers (see cpu.sch). Jumpers are not normally installed at JP11, so the CPU starts up with low power buffers for low power consumption.

If the PCI card is not present (*PCIPRESENT deasserted), *CPUBG is always asserted allowing the CPU full access to the bus. If the PCI card is present, then the WXGLU1 pal drives *CPUBG according to *PCICPUBG generated by the PCI card.

For R+D debugging purposes, a jumper may be placed on JP14 to pull ROMSEL low. This will invert the A20 line to the Flash ROMs (ROMA20 = !A20); otherwise ROMA20 follows A20. This allows the two halves of a 29F040 to be swapped in the address map.

Historically, the WFM bus is decoded using address line A25 inverted to become WA25. WXGLU1 inverts A25 to generate *A25.

The 68040-33 CPU internally uses 66.000 MHz (PCLK) for its processing, however the external bus operations are at 33.000 MHz . WXGLUl divides the 66.000 MHz crystal (X3) output by 2 to generate BCLK which is used as a reference for the PLL buffer chip (U18 CY7B9920-7SC). The PLL buffer chip provides individual low skew clocks for each clocked device on the WX card.

All Lattice devices can be programmed from an external PC by connecting to JP8 (special cable provided by R+D). However, the WXCPUC lattice includes an internal interface which can program all other Lattice and XILINX devices from software. As the main CPU control logic and programming interface is in the WXCPUC Lattice device, this device must be operational at all times and is the only device which cannot be programmed via software. Programming of the Lattice/XILINX devices is serial via the following signals:

```
*LISPEN enable Lattice programming
    (disable XILINX programming)
LMODE programming mode to Lattice
    (or enable XILINX XPROG output)
XPROG active low XILINX program start
LXSDI serial data to Lattice/XILINXs
LXSDO serial data from Lattice/XILINXs
XINIT XILINX ready for data (XILINX initialised)
XDONE XILINX load complete
```

The devices are connected as two serial chains (one for XILINXs, other for Lattices) using the SDI and SDO pins on the devices. As the PCI and CG4 cards can be removed, the WXGLU2 pal routes the SDI/SDO signals to keep the chain continuous by observing the *PCIPRESENT and *EXPPRESENT (CG4 present) signals.

Using the Address bus (A[16..31]), and control signals (*TS,TT[0..1],SIZ[0..1]), the WXCPUC lattice provides all address decoding. The 68040 starts a cycle by asserting *TS (Trasnfer Start) and ends without error when *TA (Transfer Acknowledge) is asserted, or with bus error when *TEA (Transfer Error Acknowledge) asserted (i.e. device did not respond). If there are more than 256 BCLK cycles after *TS is asserted and there is no *TA asserted, WXCPUC asserts *TEA to indicate a bus transfer timeout. When *TA is asserted, if *TCI (Transfer Cache Inhibit) is asserted, then the data is not cached, if *TBI (Transfer Burst Inhibit) is asserted, then the device is not able to transfer as a burst (For further information refer to 68040 CPU documentation[1],[2]).

The following are the device selection signals controlled by WXCPUC:

| *FROMCE | Flash ROM chip enable |
| :---: | :---: |
| *FROMOE | Flash ROM output enable for reads (\$00400000-\$007FFFFF) |
| *CGDTS | CG4 transfer start (\$00800000-\$0083FFFF) |
| *WXMIXRTS | Mixer interface transfer start [high speed serial link on ESP-CG4] (\$00840000-\$0087FFFF) |
| *RTCCE | RTC and SRAM enable (\$00880000-\$0088FFFF) |
| *QSCS | Quad serial chip enable |
| *QSDS | Quad serial chip data strobe |
| *QSE | Quad serial chip data enable |
| *QSDTACK | Quad serial chip data acknowledge (\$00890000-\$0089FFFF) |
| *QSIACK | quad serial port interrupt acknowledge (\$008A0000-\$008AFFFF) |
| *WXDEBGTS | WXDEBG debug Lattice transfer start (\$008F0000-\$008FFFFF) |
| *WFMTS | WFM bus access transfer start (\$02000000-\$07FFFFFF) |
| *PCITS | PCI card transfer start (\$10000000-\$FFFFFFFF) |

After reset or if location \$008C0000 is accessed, then the flash ROMs also appear at location $\$ 00000000$. If location $\$ 008 \mathrm{D} 0000$ is accessed, then the PCI card is enabled at $\$ 00000000$. Mapping the PCI card is used to initially configure the PCI cards. Once PCI cards have been configured, the flash ROMs are mapped at $\$ 00000000$.

Internal to WXCPUC the programming interface is decoded as a byte at $\$ 008 \mathrm{E} 0003$. The bits are allocated as:
\$008E0003 read - programming status
bit $0 \quad$ LXSDO data from Lattice/XILINX
1 XINIT XILINX initialised
2 XDONE XILINX programming done
3 [spare]
write - programming control
bit 0 LXSDI data to Lattice/XILINX
1 LXSCLK serial data clock
2 LMODE Lattice mode and *XPROG
3 LISPEN Lattice enable/ XILINX disable

When the FROM or RTC locations are read, the *OE signal is asserted to enable the data to the CPU data bus. When a write is made to these locations, SIZ[0..1] and A[0..1] are used to assert the appropriate *WE0.. 3 to enable writing to the correct bytes.

If the bus cycle has TT[0..1] = 112 indicating an interrupt acknowledge cycle, WXCPUC asserts *AVEC with *TA. This causes the CPU to use auto-vectored interrupts (see 68040 documenatation). Vectored interrupts are not used on the WX.

### 10.2.6.2 CPU

(see 10.4.3 MC68040 CPU schematic)
This schematic includes the CPU and boundary scan TAP PORT. The TAP PORT is used for R+D diagnostics, and at this stage not used in production. The CPU has a heatsink bonded with heat conductive glue. With this heatsink, it is not necessary for any forced air cooling.

The jumpers at JP11 are used to select the buffer mode of the 68040 after reset. All jumpers should be off.

### 10.2.6.3 Flash ROMs and SRAMs

(see 10.4.4 RTC, RAM and FROM schematic)
The SRAM is organised $8 \mathrm{k} \times 32$ bits. The top 24 bits are in normal SRAMs (U22,U12,U23). The bottom 8 bits are inside the RTC chip (U14 DS1643). The top 64 bytes are the real time clock values (held in low 8 data bits). As the RTC has an internal battery, the low 8 bits of this SRAM region is non-volatile. For documentation on the Dallas DS1643 RTC see [4].

The Flash ROMs are organised as 512k x 32 bits (U27,U19,U24,U15). Flash ROMs hold the operating system and all diagnostics. For documentation on Flash ROMs see [3].

JP14 can be shorted to hold ROMSEL low thus inverting A20 to drive ROMA20. This is for $\mathrm{R}+\mathrm{D}$ development use only, JP14 will not normally be shorted. The ROMA20 line is connected to the WXDEBG Lattice to allow software detection of which half of the Flash ROMs are currently being used.

### 10.2.6.4 DRAM

(see 10.4.5 DRAM schematic)
The 72 pin DRAM SIMM modules are placed in sockets at U3 and U4, and controlled by the WXDRAM Lattice (U25). The DRAMs are decoded to appear at addresses $\$ 08000000$ - $\$ 0$ FFFFFFF by WXDRAM. The DRAMs can be parity or non-parity types as the WX does not use parity. Normally $4 \mathrm{M} \times 32$ bit SIMMs are installed. If there is one SIMM, it must be in socket U3. For PCI machines a 32Meg SIMM is installed at U3 and a terminator is installed at U4.

Every 512 BCLKs (15.3uS) WXDRAM performs a CAS-before-RAS refresh cycle to refresh the DRAMs.

If the CPU asserts SIZ[0..1]=112 (line burst transfer), then WXDRAM will assert RAS and then 4 cycles of CAS to burst $4 \times 32$ bits of data.

The buffers at U20,U21 (74AC245) allow reading of the SIMM DRAM type bits (DS0.. 7 and DS8..15). These bits appear on D31.. 16 when the system information is read (*SYSSTAT asserted). This feature is not currently used as most DRAM manufacturers are lazy and do not correctly connect the DRAM type bits. For documentation on SIMM DRAMs see [5].

### 10.2.6.5 Debugging Interface

## (see 10.4.6 Debug Interface schematic)

The WXDEBG Lattice (U11) provides facilities for debugging theWX. The address map is (all locations are bytes):

```
$008F0003 read - interrupt source
    bit 0 100 clock interrupt
        1 quad serial chip interrupt }
        2 quad serial chip interrupt 2
        3 quad serial chip interrupt }
        PCI interrupt A
        5 PCI interrupt B
        PCI interrupt C
        7 PCI interrupt D
    write - right 2 7-segment LEDs
$008F0007 read - interrupt enable register
    write - interrupt enable register
    bit 0 100 Hz clock interrupt enable
    1 quad serial chip interrupt enable
    2 generate software interrupt on level 1
    3 enable read of system information
        at $008F000C, else DIP switches
        4 [spare]
        5 [spare]
        debug decimal point
        LASTOBE to JP4
```

\$008F000B read - interrupt source
bit $0 \quad$ software interrupt
1 CG4 interrupt
2 mixer interface interrupt
3 WFM bus interrupt
4 non-maskable interrupt
(from Q137 front panel P1 NMI)
5 ROMA20 detect
6 CG4 present
7 PCI present
$\$ 008 \mathrm{~F} 000 \mathrm{Cread}$ and $\$ 008 \mathrm{~F} 0007$ bit 3 set - read dongle (32bits)
(asserts *SYSSTAT)
bit 31.. 24 U3 SIMM socket status
23..16 U4 SIMM socket status
9..8 dongle sequence number
7..0 dongle code

There are 4 dongle codes, each byte read sequenctially with a different sequence number:

$$
\begin{array}{ll}
0 & \text { pcb revision } \\
1 & \text { dongle byte } 1 \\
2 & \text { dongle byte 2 } \\
3 & \text { dongle byte 3 }
\end{array}
$$

$\$ 008 \mathrm{~F} 000 \mathrm{~F}$ read and $\$ 008 \mathrm{~F} 0007$ bit 3 clear - read DIP switches
The dip switches are read as a 1 repesenting the ON state of the switch.
$\$ 008 \mathrm{~F} 000 \mathrm{~F}$ write - clear 100 Hz interrupt request
The 7 Segment displays display CPU operation debug:

| Left digit | 1 |  |
| :--- | :--- | :--- |
|  | 2 | - processor status (PST0..3) |
|  | 3 | - varrent interrupt level (*IPL0..2) |
| Right digit | 4 | - value from $\$ 008 \mathrm{~F} 0003 \mathrm{~F} 0003$ write (MSN) |
| R |  |  |

The decimal points are allocated as:

| Left | 1 | -100 Hz interrupt enabled |
| :--- | :--- | :--- |
|  | 2 | - quad serial port interrupt enabled |
|  | 3 | - state of \$008F0007 bit 6 |
| Right | 4 | - interrupt pending (*IPEND) |

The display is multiplexed at the rate determined by the 555 clock (U9).

### 10.2.6.6 Quad Serial Port

(see 10.4.7 Serial Ports schematic)
All four serial ports are on the CS2401 quad serial chip (U13) at base address $\$ 00890000$. The buffers at U16 and U17 are enabled when ever the CS2401 is accessed to control when data appears on the CPU bus as the CS2401 is a slow chip.

X2 (20MHz crystal) provides the clock for the internal operation of the quad serial chip, and the serial data transfer. The four ports are converted to RS232 levels via U5,U6,U7,U8 (all MAX232ECWE).

For documentation on the CD2401 quad serial port see [8].

### 10.2.6.7 WFM Bus Interface

(see 10.4.8 WFM Bus Interface schematic)
The WFM bus interface is controlled by the XILINX at U26 (XC3042A-6-TQ144). This device is loaded when the ROM starts and provides the following facilities:

1. WFM bus control

Decoded as addresses $\$ 02000000$ - $\$ 05$ FFFFFF.
2. 100 Hz clock generation (OSCLK) from X20M signal.

This XILINX operates as the masterWFM bus controller providing theWFM bus refresh (*LWREF), slice clock (LSCLK) and slice taken by WX signal (*LTSOUT). The PCI WFM bus interface XILINX connects to the local bus signals (LWA0..25, LWD0..15, *LWUDS, *LWLDS, *LWWR) and arbitrates with the WX XILINX for the WFM bus. The PCI WFM bus XILINX is synchronised to the WX WFM bus XILINX by a 33nS pulse at the start of each WFM bus cycle (SCLKO).

### 10.2.6.8 Expansion Bus Connectors

(see 10.4.9 Expansion Bus Connector schematic)
The expansion bus connectors JP5 and JP9 are where the ESP-CG4 card is connected to the ESP-WX. These connectors can also be used for connection to a logic analyser and provide access to all useful CPU signals.

Any card connected to JP5,9 holds *EXPRESENT low indicating the presence of the card. This is reported as $\$ 008 \mathrm{~F} 000 \mathrm{~B}$ bit 6 asserted in the WXDEBG Lattice.

### 10.2.6.9 ESP-PCI Connectors

(see 10.4.10 Edge Connectors to ESPPCI schematic)
Connectors CN1 and CN2 are for connection of the ESP-PCI card. The presence of the card is detected by *PCIPRESENT being held low by the ESP-PCI PCB.

CN1 has connections to the complete CPU bus and is used by the CPU access the PCI bus. CN2 connects to the local WFM bus interface and is used by the PCI cards access the WFM bus.

### 10.2.6.10 Digital Edge Connector

(see 10.4.11 Digital Edge Connector schematic)
If the WX is in the TS slot all JP13 jumpers must be installed, if in the WS slot all JP13 jumpers must be removed or hardware damage may occur.

### 10.3 ESPWX Field Diagnostics

The ROMs supplied with the ESP-WX include low level diagnostics to check hardware operation, debugger provided by Microware, aWX version of the KMON diagnostics by Fairlight, and the facilities for booting the operating system.

There are 8 DIP switches which are used during diagnostics and selection of the operating system boot mode. For normal operation, all DIP switches should be OFF. After reset, the DIP switches are read to select the boot mode as below:

DIP switch
8 enable ROM diagnostics
7 spare
6 spare
5 Rev 14: Disable PCI BIOS
Rev 15: Disable synchronous SCSI
disable copyback caching
$\begin{array}{ll}4 & \text { disable copyb } \\ 3 & \text { disable MMU }\end{array}$
2 disable CG4, use serial port
1 enable ROM debugger
If DIP switch 8 is on when the system is reset or powered-on, the ROM starts executing the low level diagnostics. It is assumed that only the WXCPUC and WXDEBG lattice are loaded and operational. Once started, the only way to exit the diagnostics is to reset the WX with DIP switch 8 off.

During operation, the right two LED displays show the progress. The first of these digits shows the current test number, and the other displays the progress.

Test values
1 Cache Push test
2 Dongle test
3 Static RAM test
4 Dynamic RAM test
5 Realtime clock test
6 [unused spare]
$7 \quad$ Xilinx loading test
$8 \quad 100 \mathrm{~Hz}$ timer test
$9 \quad$ WFM bus access test
A WFM bus interrupt test
B QUAD serial port test
C serial receive/transmit test
Test progress values

| 1 | started test |
| :--- | :--- |
| B | error detected, test still running |
| F | test completed with error |
| 0 | test completed without error |

After each test the card pauses until the state of DIP switch 1 is changed, then procedes to the next test. If DIP switch 2 is ON then the diagnostics will run the last test again when DIP switch 1 is changed.

### 10.3.1 Cache Push test

The diagnostic assumes failure then executes the CPUSH (cache push) instruction. If this fails then the failed condition will still be displayed on the LEDs and the card will hang until reset. Otherwise, the success code is displayed.

### 10.3.2 Dongle test

The dongle is enabled within theWXCPUC lattice and the 4 dongle byte sequence is read twice. The two sequences are checked to be the same and that data bits $8 . .9$ count correctly. Then the dongle is disabled inWXCPUC lattice.

### 10.3.3 SRAM TEST

The SRAMs are tested by writing a walking address pattern and checked after each write. If there is an error, the LASTROBE pin is strobed (for tracing on a logic analyser) and the error detected code is displayed.

### 10.3.4 DRAM test

The DRAMs are tested by writing a walking address pattern and checked after each write. If there is an error, the LASTROBE pin is strobed (for tracing on a logic analyser) and the error detected code is displayed. Only the first 8 M is tested.

### 10.3.5 Realtime clock (RTC) test

The RTC seconds are read and the test waits for 1.5 s and ensures that the seconds have changed.

All subsequent tests assume that the Static RAM is operational.

### 10.3.6 XILINX load

The Xilinx is loaded with the standard Xilinx code. If the test fails quickly then the XINIT signal was not detected to go low. If the test fails after about 3 seconds then the XDONE signal did not go high at the end of loading.

All subsequent tests assume the Xilinx has loaded correctly.

### 10.3.7 OSCLK test

The 100 Hz clock is tested by clearing the clock request and ensuring no clock request is pending. Then the test waits 20 mS and checks that there is now a clock request pending.

All subsequent tests assume that an operational ESP-SYN card is installed.

### 10.3.8 WFM bus access test

The diagnostic does a walking address memory test on the SC shared memory and verifies each value after it is written, and strobes LASTROBE on error.

### 10.3.8.1 WFM bus interrupt test

The diagnostic writes to the SC to assert theWBINT interrupt signal and checks that it is asserted. Then it writes to the SC to deassert then WBINT interrupt signal and checks that it is deasserted.

### 10.3.8.2 Quad Serial port test

All values $\$ 0000 . . \$$ FFFF are written to a word location in the CS2401 quad serial chip and verified. LASTROBE is pulsed on error.

### 10.3.8.3 Serial port test

The quad serial port is initialised; then the right LED digit is changed to ' 2 '. Then ' $U$ ' is continuously transmitted on the RS232 port and the COMMS port. If a character is received on either port then it is displayed on the LED digits.

### 10.3.8.4 Microware Debugger

If DIP switch 1 is on when the system powers-up or is reset, the Microware debugger is entered. This debugger provides extensive utilities as described in OS-9 ROM DEBUGGER USER'S MANUAL.

Note that the DRAM and quad serial port must be operational to use this debugger.

### 10.3.8.5 Fairlight KMON Diagnostics

Once in the Microware debugger, if g diag is executed, the KMON diagnostics similar to the WS are started. Refer to the KMON diagnostics documentation for usage [9].

### 10.3.8.6 Normal Startup

If all DIP switches are off, the ROM will startup and display a list of command options to boot the WX to the operating system.

This is the only form of startup where interrupts are enabled.

### 10.3.8.7 7-segment LED boot progress codes

As the ROM starts up the Microware debugger or the normal startup, the LED displays show the progress for tracing errors during booting. If the system fails, one of the codes below will remain on the right two digits showing the last successful operation:

| 00 | System reset (ROM faulty) |
| :--- | :--- |
| 01 | initialisation entry |
| 02 | initialisation complete |
| 03 | vector tables built in DRAM |
| 04 | initialise data in DRAM entry |
| 05 | initialise data in DRAM exit |
| 06 | code correctly compiled for 68040 |
| 07 | about to use address trap to detect CPU type |
| 08 | address trap returned ok |
| 09 | start of CPU type detection |
| 0A | did not detect 68040 (ERROR) |
| 0B | end cpu detection, detected 68040 |
| 0C | enter debugger initialisation |
| 0D | exit debugger initialisation |
| 0E | initialise quad serial chip |
| 0 F | print first CR and LF |
| 10 | print first signon string,or DRAM missing |
| 11 | exit print signon string |
| 12 | bus error (ERROR) |
| 13 | check whether to use debugger |
| 14 | enter debugger |
| 15 | exit from debugger (ERROR) |

The following are quad serial progress messages:
81 waiting for chip reset during initialisation
82 reset complete
83 exit port initilalisation
84 initialise COMMS port
85 check for character on COMMS port
86 exit check for received character
87 output character
88 output character to COMMS port
89 exit output character routine
[also displays received character onm 7 -segment LEDs]
8A wait for character
8B initialise serial ports
8C enter quad serial port check for status
8D exit quad serial port status check

After performing the initial diagnostics with the dip switches the following will be seen on the monitor when system restarted:

```
*** ATTENTION ***
NVRAM was found corrupted - reconfiguration is forced.
Do you want to use the recommended NVRAM configuration ? (Y/N)
```

Answer " $n$ " to configure the NVRAM and the following will be on the screen:

```
Boot Drivers Available:-
A: Boot from PCI SCSI Disk Drive
B: Boot from Turbo SCSI Disk Drive
C: Display Devices on PCI SCSI
D: Display Devices on Turbo SCSI
E: Boot From Flash ROM
F: Enter KMON30 on the Sync Card
G: Enter Diagnostics
```

The priority and SCSI target of these boot drivers can be set below.
This priority determines the order of the boot sequence.
e.g. Enter A0 to boot from driver 'A' SCSI target 0

A3 to boot from driver ' A ' SCSI target 3
B5 to boot from driver 'B’ SCSI target 5
If no data is entered here then the Turbo SCSI will be scanned from target 0 thru target 6 . Then, if it is present, the PCI SCSI will be scanned from target 0 thru target 6 . The first drive located will be booted from.

Enter a blank line to finish configuration:
$01:>$
At this point type the following at the prompt to perform a full configuration:

```
01:> d
02:> b0
03:> b1
```

04:> b2

05:> b3

06:> bu

07:> bs

08:> b6
$09:>$

## At this point press return and the following should be displayed on screen:

```
Boot order will be set to ...
01: Display Devices on Turbo SCSI Target:0
02: Boot from Turbo SCSI Disk Drive Target:0
03: Boot from Turbo SCSI Disk Drive Target:1
04: Boot from Turbo SCSI Disk Drive Target:2
05: Boot from Turbo SCSI Disk Drive Target:3
06: Boot from Turbo SCSI Disk Drive Target:4
07: Boot from Turbo SCSI Disk Drive Target:5
08: Boot from Turbo SCSI Disk Drive Target:6
```


## Press return through all of these :

```
ROM Debug Level
TURBO SCSI Initiator ID
IOPACK Lines 0=46 1=34 (000 .. 001) [000] >
Seconds Till Autoboot (000 .. 005) [003] >
SCSI Reset Delay in 10ths/Second (000 .. 100) [010] >
Enable MFX3 Logo on Startup
(000 .. 001) [001] >
NVRAM configuration is complete ... System will now restart ... 3 2 1
Exception Error, vector offset $0008 addr $00000000
```

At this point the system should boot as per the following:

```
Fatal System Error; rebooting system
OS-9/68040 System Bootstrap
Transfering DIO Detection Program to SyncCard.
Transfer OK - Attempting to Run Code at 0x00008000.
```

7310 - ESPWXX Waveform Executive Card

DIO Detection Program is Running.

Waiting for DIO 'INIT' Pattern ... OK

DIO \#O Present:YES - Analog In:YES - Digital In:YES

DIO \#1 Present:NO

DIO \#2 Present:NO

DIO \#3 Present:NO

DIO \#4 Present:NO

DIO \#5 Present:NO

Fairlight ESP Waveform Executive Flashware - v4.03
Waveform Bus Present: Yes Compile Date: Mar 91998

Turbo SCSI Present: Yes Compile Time: 15:58:06

CG4 Present: Yes ROM Debug Level: OFF

PCI Present: No IOPACK Setup: 46 Lines

Sync Card Present: Yes Machine ID: 0997 (02)

Digital Channel Cards: 0

DIO Cards Installed: 0

DIO Cards with Inputs: 0

DIO Cards with Analog Inputs: 0

DIP Switch Settings

Enable System Debugger \#1: No Disable PCI BIOS \#5: No

Enable Serial Output Only \#2: Yes Old CG4 Xilinx Enable \#6: No

Disable MMU \#3: Yes Development Environment \#7: No

Disable Copyback \#4: No Enter ROM Diagnostics \#8: No

Sync Card Hardware

Firmware Revision: 9.05 Xilinx Loaded: Yes

SYS Duart Present: Yes FPU Present: Yes

Sync I/O Module Hardware

SONY Duart Present: Yes MFX Duart Present: Yes

MDR Duart Present: Yes MIDI A/B Duart Present: Yes

MIDI C/D Duart Present: Yes

OS-9/68040 System Bootstrap [32 Mb]

Press <DEL> to Start or Any Other Key to Display Boot Menu ... 321 Autobooting Scanning Turbo SCSI for Devices

| ID - DEVICE TYPE | VENDOR | PRODUCT | FIRM CAPACITY | SECT | MB |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 00 - | Fixed Disk | FUJITSU | M2694ES-512 | $811 A$ | 00204 daO | 512 | 1033 |

Hardware Does Not Exist For PCI SCSI Boot

Attempting Turbo SCSI Disk Boot to Drive 0

Detected an RBF Formatted Disk.

A valid OS-9 bootfile was found.

Setting Default Device to SCSI id 0

Waveform Executive Startup File - v1.14 ..........

Loading and Installing OS9 System Modules ........

Setting Lines Per Page to 25 - [TERM=xterm] ......

Loading and Installing Fairlight System Modules ..
flight: v2.03 - Fairlight OS9 Extensions

Starting RAM Resident IOPACK

Starting QSYS and TVT Drivers ...........................

Starting QSYS Applications

Creating Temporary Directory (/dd/TMP) ............

Attaching Devices (/tomfx and /frommfx) ..........

Starting ESP Message System

ESP Messages Version 1.10

Starting MFX Console Daemon .............................

Starting DFN

Checking Machine ID ...............................................


Machine ID:0997 [GAL]

Fairlight ESP Pty Ltd - Production No. 3

| Channels:24 | EQ:YES | TimeFX:YES |
| :--- | :--- | :--- |
| Editing:YES | NinePin:YES | Printing:YES |

Fame: YES AudioBase:YES OMF:NO

Wide-Words:NO CD-Writer:NO Preview: NO

Waveframe No Multi-Out:YES


### 10.3.8.8 Additional References

[1] Chris Alfred, Motorola MC68040 operation, Failrlight ESP.
[2] Motorola, MC68040 32 bit Microprocessor User's Manual.
[3] Advanced Micro Devices, Flash Memory Products 1994/95 Data Book/Handbook.
[4] Dallas Semiconductor, 1992/1993 Product Data book.
[5] Micron Technology, 1995 DRAM Data Book.
[6] Lattice Semiconductor, Lattice Data Book 1994.
[7] Xilinx, The Programmable Logic Data Book 1994.
[8] Cirrus Logic, CL-CD2400/CD2401 Data Book August 1993.
[9] Fairlight ESP, CDIAG v3.0.

### 10.4 ESPWX Schematics

### 10.4.1 ESPWX Interconnecting Diagram



### 10.4.2 CPU Control


10.4.3 MC68040 CPU

10.4.4 RTC, RAM and FROM


### 10.4.5 DRAM Controller and SIMM


$m\left\{x_{3}{ }^{w}\right.$

### 10.4.6 Debug Interface


10.4.7 Serial Ports

$m\left\{x_{3}\right\}^{m}$

### 10.4.8 WFM Bus Interface



### 10.4.9 Expansion Board Connector



### 10.4.10 Edge Connectors to ESPPCI



### 10.4.11 Digital Edge Connector



### 11.0 ESPCG4 Color Graphics Card



### 11.1 ESPCG4 Block Diagram



### 11.2 ESPCG4 Circuit Description

### 11.2.1 Document Revision

11.12.1996 v1.0 ecl: created

### 11.2.2 Terminology

| SRAM | Static RAM |
| :--- | :--- |
| VRAM | Static RAM used for video data |
| PRAM | Static RAM used for palette data |
| WX | ESP-WX Waveform Executive |
| CG4 | ESP-CG4 Graphics Card |
| HSSL | High Speed Serial Link for Amek console |
| OS | Operating System (OS9 for 68xxx) |
| FPGA | Field Programmable Gate Array |

### 11.2.3 Introduction

The CG4 graphics card is designed specifically to operate with the WX but also to be software compatible with the ESP-CG3 graphics card. Included on the CG4 PCB is a HSSL for interfacing with the Amek mixing console. The use of programmable devices in the design allows the CG4 to be $99 \%$ software compatible with CG3 initially but also to allow later modifications to the existing hardware by changing the configuration data loaded into the two Xilinx devices. Expected enhancements include the addition of a third scrolling VRAM plane and the conversion of the 6 bit TTL colour video output to 12 bit colour, doubling the number of colours which may be displayed.

### 11.2.4 Installation

The CG4 connectors JP3 and JP4 plug onto connectors JP5 and JP9 of the WX respectively, with the CG4 components towards the WX card. JP1 is a 20 way IDC for connecting the video output to the ESP-RGB board, while JP2 is a 26 way connector for the HSSL.

### 11.2.5 General overview

All circuitry on the CG4 operates from two clocks. The 33 MHz system clock is obtained from the WX via JP3 and buffered by the clock buffer chip U28. This clock drives all the graphics oriented hardware while a 20 MHz crystal module, X1, clocks the HSSL circuitry.

The rest of the CG4 can be considered as six main functional blocks. The bus sizing block multiplexes the WX 32bit CPU bus onto the 8 bit CG4 local bus. The address control logic block multiplexes addresses from the WX CPU with internally generated video address lines to enable addressing of both the VRAM and PRAM as well as generating all video timing signals. The data multiplexer multiplexes the 8 bit CG4 local data bus onto the 72 bit VRAM address bus and combines the 9 video plane data streams to generate an 8 bit per pixel video data bus which feeds the video output block, which feeds the 8bit per pixel video bus through the palette SRAMs to generate a 12bit TTL colour signal. The last two blocks contain the video SRAM and the HSSL interface.

### 11.2.6 Theory of Operation (Graphics)

The CG4 is a highly specialised video graphics engine with a number of features to allow certain types of images to be displayed more efficiently than on a generic PC type graphics card. In particular CG4 has dedicated hardware to efficiently generate horizontal, vertical and 45 degree angle lines from software as well as allowing horizontal scrolling areas within static areas. These features are used extensively within the MFX3 disk recorder application.

Most of the complicated logic required to implement the CG4 is contained within two high density FPGA devices; the address control Xilinx (ADDX) and the data multiplexer Xilinx (DATAX). These devices store their configuration data internal to the device using SRAM which must be reloaded after each power up via signals XPROG, XINIT, LXSCLK, SD0XWFM and SD0XCGD from the WX. This operation is performed automatically by the CPU during the OS booting sequence, with the configuration file stored on the Flash ROMs of the WX or on the MFX3 hard drive. It is therefore possible to change the operation of the CG4 hardware by changing these configuration files. Changes already on the drawing board include the addition of logic for a third scrolling plane (the hardware has already been added), extra colours in the video output and changes to the number of pixels displayed on the screen.

Currently, CG4 has a screen size of 512 by 512 pixels, although with later enhancements it will be possible to increase the number of pixels on the screen. The VRAMs are arranged as nine separate planes (only eight are used in CG3 compatibility mode), three of which have horizontal scrolling capabilities. Ignoring the horizontal scrolling capabilities for the moment, the first pixel on the top line is generated by taking the least significant bit of the byte at address zero of each of the eight/nine VRAMs and forming an eight/nine bit wide signal. This signal is fed into the low eight/nine address lines of the PRAMs; the higher address lines acting as palette attribute bits (ie odd line, odd dot, flashing etc), generating at the data output of the PRAMs a value which when feed through a digital to analogue converter produces an analogue RGB value for that particular pixel. The second pixel on the top line is generated using a similar procedure on the second least significant bit of the zeroth byte and so on. The first line of 512 pixels is therefore generated using the first 64 bytes of the VRAMs, while the second line of pixels is generated using the second 64 bytes etc. The PRAMs perform a mapping from the video data to a particular colour on the screen (specified by the data values stored in the VRAMs). Software which wishes to display particular images on the screen therefore writes data to specific planes of the VRAMs depending upon which colour is to be displayed and the address specifies the location on the screen which is affected.

Three of the nine planes (only two are used for CG3 compatibility mode) are used when horizontal scrolling is required. Scrolling areas within static areas are produced by writing separte data to the scrolling and non-scrolling planes and manipulating the value of the scroll register. For a 512 by 512 pixel screen, the scroll register can hold a value between zero and 511 , specifying the pixel offset between the static and scrolling data. Video data which one might think would be scrolled off the right hand side of the screen is in fact wrapped around to the left hand side of the screen on the same line. Video data on any line of a scrolling plane should therefore be considered more as a loop of pixels than a line.

Hardware assisted line drawing is performed by use of a screen pixel position register/ counter on the CG4. Whenever the CPU directly accesses VRAM, the VRAM address is loaded into the screen position register/counter. By then accessing a special memory area outside the VRAM address map, the pixel at the currently stored location can be accessed, with the current location being modified after the access to move the current location up/down or left/right ready for the next access.

### 11.2.7 Detalled Description

### 11.2.7.1 Bus Sizing

(see 11.4.2 Bus Sizing schematic)
Bus sizing is performed totally within one Lattice ispLSI2064-80LT device located at U 1 and transfers data between the 32 bit CPU data bus $\mathrm{D}[0 . .31]$ and the $\mathrm{CG4}$ 's local 8 bit data bus $\mathrm{SD}[0 . .7]$. Any transfer between the WX and the graphics hardware starts with the WX generating a transfer start signal *CGDTS. At the same time the WX CPU's *WR, SIZ[0..1] and low order address lines A[0..1] will fully specify the type of transfer ie, byte/word/long and read/write. The CG4 splits the MC68040 CPU's line ( 16 byte) transfers into four consecutive long transfers by asserting the transfer burst inhibit (*TBI) signal to the CPU at the end of the first long of a line transfer. For documentation on these CPU signals and the MC68040 data transfer size peculiarities, see [1].

When the bus sizing logic receives the *CGDTS signal it generates a transfer in progress signal (TRIP) for each byte of the transfer. The TRIP signal is sent to the address control Xilinx U3 (sheet 3) which which returns a transfer acknowledge (TACK) signal to the bus sizing Lattice, signaling that the current byte has been reached its destination. When all bytes in the current read/write operation have been tranfered, the Lattice generates a transfer acknowlegde (*TA) which signals the CPU that the current operation is complete. Each CPU to graphics hardware operation will therefore start with a *CGDTS and end with the CG4 generating a *TA, whether the operation is a byte, word or long transfer. Internal to the CG4, word and long operations will be broken into byte operations; with a TRIP and TACK signal for each byte transfer within the word or long transfer.

The bus sizing Lattice also generates two bits of address; GMA[0..1], which the address control Xilinx U3 uses instead of the CPU address bits A[0..1], in order to correctly address the 8 bit wide CG4 local data bus from the 32 bit wide CPU data bus.

Other signals of interest generated by the bus sizing Lattice are the qualified write enable signal (QWE) which is asserted whenever TRIP is asserted and the current operation is a write to the graphics hardware, and LBYTE[0..3], the bus sizing internal state signals.

Signals SDOCGD, SDOMIXR, *LISPEN, LMODE and LXCLK are used only to program the Lattice device.

### 11.2.7.2 Address Control Xilinx

(see 11.4.3 Address Xilinx schematic)
The address control Xilinx (ADDX, U3) interfaces to the bus sizing Lattice U1 (sheet 2) and the 68040 CPU with signals TRIP, QWE, TACK and *WR as described in section 5.1. ADDX has four main functions;

1) Perform adddress decoding; to allow the CPU access to VRAM and control registers within both ADDX and DATAX and to generate appropriate read/write signals for the VRAMs, PRAMs and DATAX.
2) To synchronise with the data multiplexer Xilinx U4 (DATAX) (datax.sch) using the SYNC signal, generate the video synchronisation signals (*VSYNC, *HSYNC, BLANK) and generate addresses for stepping through VRAM while generating the video output data.
3) To allow CPU access to the VRAM when it is not being used for video generation.
4) To disable video generation (*PALEN driven LOW) and allow CPU access to the PRAMs.

Input addresses are supplied to ADDX with signals GMA[0..1] and A[2..17] making up an 18 bit address bus. These address signals are multiplexed inside ADDX with internally generated video access addresses to provide the VRAM address signals RA[0..16], so that during CPU accesses GMA[0..1]/A[2..16] are fed directly to RA[0..16] whilst during video generation accesses, internally generated addresses drive RA[0..16]. In addition scrolling address lines SA[0..6] are generated by adding (ingnoring any carry which may be generated) the value of a horizontal scroll register (internal to ADDX) to RA[0..7] to produce the scrolling address lines SA[0..6].

During CPU access to VRAM, signalVRAMACC is driven high to indicate to DATAX that a VRAM access is taking place. ADDX also generates the appropriate output enable and write signals for the VRAMs (*RAMOE and *RAMWR). Individual output enables ( ${ }^{*}$ PEN[0..1]) and write (*PWR[0..1]) signals are generated for accessing the PRAMs. When the CPU accesses control registers inside DATAX, ADDX asserts DXSEL and either of DXWR and DXRD.

Control registers internal to ADDX may be accessed from software via the 8 bit data bus $\mathrm{SD}[0 . .7]$. The address of these internal registers may change when the configuration file for ADDX is changed to modify existing features or add new features.

Palette address lines PA[8..14] generated by ADDX will be discussed in the section titled Video Generation.

Synchronisation of ADDX and DATAX is necessary to ensure that ADDX supplies the VRAM with video generation addresses and prevents CPU access when the video data is being loaded into the internal shift registers of DATAX. The SYNC signal is generated by DATAX and is low for one clock period of every eight periods of BCLKCGAD. The first five cycles of BCLKCGAD after the SYNC pulse are used for CPU access to the VRAM whilst the remaining cycles are used by the video generation circuitry.

Other signals of interest are the bit select lines BS[0..2] and BYTEMODE which are generated by ADDX for CPU access to the VRAMs. When BYTEMODE is HIGH VRAM is accessed in bytes of eight contiguous pixels while when it is LOW a single pixel within the byte (ie eight consecutive pixels) is accessed depending on the value of the three bit select lines.

### 11.2.7.3 Data Multiplexer and Video Shift Registers

(see 11.4.4 Data Multiplexer schematic)
The data multiplexer Xilinx (DATAX, U4) sits between the 8 bit sized data bus $\mathrm{SD}[0 . .7]$ and the 72 bit graphics data bus which is arranged as nine groups of 8 bits: $\mathrm{DA}[0 . .7], \mathrm{DB}[0 . .7]$, DC[0..7], DD[0..7], DE[0..7], DF[0..7], DG[0..7], DH[0..7] and DZ[0..7]. DATAX contains an internal set of registers which drive the VRAM enable signals VRE[0..8], specifying which VRAM planes are accessed during a CPU read or write.

For a CPU byte write operation, the data arrives at the DATAX 8 bit port, is manipulated internally depending on the value of internal registers and is then placed on the nine 8 bit data buses $\mathrm{Dx}[0 . .7]$. For byte read operations data arrives via the nine 8 bit data buses is combined internally to DATAX to generate an 8 bit output which is driven onto $\mathrm{SD}[0 . .8]$. When writing to a particular bit within a byte (BYTEMODE is LOW), DATAX must first read the full byte from the nine 8 bit buses, modify the corect bit internally and then write the modified data back onto the nine 8 bit buses.

During video generation data is read from theVRAMs via the nine 8 bits buses (all of the planes are enabled) and loaded into a set of internal shift registers. The 72 bits read in this operation contains the data from all nine/eight planes for the display of eight consecutive pixels. The data
values for the eight consecutive pixels are then clocked output of DATAX via the palette address lines PA [0..8] over the following eight cycles of the 33 mhz clock BCLKCGMX. PA [0..8] drive the low eight address lines of the PRAMs which convert which map the plane data values to colour values specified by the data contained within the PRAMs. When the PRAMs are being accessed by the CPU (*PALEN is LOW), PA[0..8] are tri-stated.

Most of the other signals connected to DATAX are generated by ADDX;VRAMACC is HIGH when the VRAMs are to be accessed by the CPU, *PALEN is LOW when the PRAMs are being accessed, *RAMWR and *RAMOE are the VRAM write and output enable lines which are also connected to the VRAMs. DXSEL, DXWR and DXRD are used to access registers internal to DATAX in conjunction with address lines RA[0..4]. Signals NC[0..4] and EIGHT are unused at present but may be used at some later date.

### 11.2.7.4 Video RAM

(see 11.4.5 Video RAM schematic)
The nine SRAMs which make up the VRAM bank are currently 32 kbyte by 8 bit devices. This is the minimum size required to produce a screen image of 512 by 512 pixels. The RAMs are currently placed in sockets to allow 128 k by 8 bit SRAMs when the screen image is enlarged in the future.

The VRAM chips share common output enable and write signals, *RAMOE ans *RAMWR. Address lines generated by ADDX (RA[0..16] and SA[0..6]) specify VRAM addresses, with only the VRAMs associated with the scrolling planes being connected to the scrolling address lines SA[0..6].

Each VRAM chip has its own enable signal, one of the VRE[0..8] lines, which allow individual VRAMs to be accessed even though they share common output enable and write signals. In addition, each VRAM has its own data bus which connects only to DATAX; one of the buses DA[0..7], DB[0..7], DC[0..7], DD[0..7], DE[0..7], DF[0..7], DG[0..7], DH[0..7] and DZ[0..7].

### 11.2.7.5 Video Generation

(see 11.4.6 Video Generation schematic)
The video generation hardware consists for two palette RAMs U14 and U15, two 22v10 GALs U16 and U17 and four tristate buffers. During video generation (*PALEN is HIGH) the palette address lines PA[0..14] are driven from two different sources; PA[0..8] carries the video plane data from DATAX whilePA[9..14] carries the palette attribute bits generated by ADDX. When the CPU accesses PRAM (*PALEN is LOW), video generation is halted resulting in a blank screen and palette address lines $\mathrm{PA}[0 . .14]$ are tristated. The address lines RA[0..14] are fed through tristate buffers U18 and U20 (which are tristated by *PALEN being HIGH) replacing PA[0..14]. The PRAMs share a common output enable signal *PALOE but have separate write signals *PWR0 and *PWR1. The data lines of the two PRAMs are connected to the sized data bus by bidirectional tristate buffers U19 and U21, which have separtate enable signals *PEN0 and *PEN1. GALs U16 and U17 take the video data from the PRAMs, add the correct blanking period and video synchronisation signals obtained from *HSYNC, *VSYNC and BLANK and generate 4 bits of colour for each of red, green and blue.

### 11.2.7.6 High Speed Serial Link (HSSL or Mixer) Interface

(see 11.4.7 Mixer Interface schematic)
The HSSL interface is a 1 Mbit bidirectional full-duplex serial link with hardware handshaking designed specifically to interface with the Amek console used in FAME systems. All signals are transmitted over the HSSL cable in differential mode using an AM26LS31 differenial driver (U27) at the transmitter end and opto-couplers (U24, U25 and U26) at the receiver to electrically isolate the console from the MFX3 in order to prevent any possibility of ground loops. The HSSL cable carries data, clock and write signals as well as a receiever FIFO full signal, which is used in the transmitter control logic to hold off or halt transmission until there is room in the receiver's FIFO for another byte of data.

All of the HSSL control and CPU interfacing hardware is located in a Lattice ispLSI2064-80LT (WXMIXR, U2). Any CPU write to or read from the HSSL begins a HSSL specific transfer start signal, *MIXERTS, being generated on the WX. When the read or write operation is finished, WXMIXR sends a transfer acknowledge signal *TA back to the WX. The internals of WXMIXR includes a read only status register and a read/write control register.

To transmit a character on the HSSL, the CPU must first check the status register inside WXMIXER, to ensure that the transmitter FIFO's (U23) FIFO full flag is not asserted. If everything is OK, it may write a byte to the transmitter, with the 8 data bits being transferred from the CPU via the 8 least signifcant bits of the CPU data bus and the write signal for the FIFO being generating by WXMIXR. Whenever the transmit FIFO is not empty and the other end's receiver is not full (ie *RCVFF is HIGH), WXMIXR will load a byte from the transmit FIFO into an internal shift register and shift the data out serially (at $1 / 16$ th of the 20 mhz clock) driving the data and clock signals XMTDAT and *XMTCLK. At the end of the byte transfer WXMIXR asserts the serial write signal *XMTWR.

Serial data is received from some transmitter via signals RCVDAT+, RCVDAT-, *RCVCLK+, *RCVCLK-, *RCVMW+ and *RCVWR-. Opto-couplers U24, U25 and U26 convert these differential signals into single ended signals RCVDAT, *RCVCLK and *RCVWR. *RCVCLK shifts the serial data RCVDAT into a shift register inside WXMIXR with a parallel output RD[0..7]. At the end of eight bits of data, the full transfered data byte exists on RD[0..7] and signal *RCVWR from the transmitter writes the byte into the receiver FIFO U22.

If there is data in the receive FIFO, a bit of the status register in WXMIXR is set and optionally an interrupt (*MIXERINT) can be generated. When the CPU reads data from the receive FIFO, WXMIXR generates the FIFO read signal *MRRD and the data is transferred over the least significant 8 bits of the CPU data bus $\mathrm{D}[0 . .31]$.

### 11.2.7.7 Expansion Connector and Clock Buffer

(see 11.4.8 Connector, Clock Buffer schematic
Connectors JP3 and JP4 connect the CG4 hardware to the WX. The clock buffer chip CY7B9920-7SC (U28), receives a 33MHz clock from the WX and buffers it to produce a number of separate clock signals for the rest of the board.

### 11.2.8 Programming the Lattice Devices

Both Lattice devices may be programmed by connecting a special download cable from a PC to JP8 of the WX, while the CG4 is attached to the WX and power is ON. See [3].

### 11.2.9 Testing and Diagnostics

Two OS-9 programs have been written to test the operation (CG4TEST) and diagnose faults (CG4DIAG) in the CG4. Both programs must be run with DIP switch \#2 of the WX ON and a PC connected to the serial port JP1 of the WX so that all I/O can be viewed on the screen of the PC while testing is being carried out. In addition, when running CG4DIAG, DIP switch \#3 must also be on to disable the 68040's Memory Management Unit.

### 11.2.10 Additional References

[1] Chris Alfred, Motorola MC68040 operation, Fairlight ESP.
[2] Motorola, MC68040 32 bit Microprocessor User's Manual.
[3] Chris Alfred, ESP-WX Waveform Executive Functional Description, Fairlight ESP.
[4] Lattice Semiconductor, Lattice Data Book 1994.
[5]Xilinx, The Programmable Logic Data Book 1994.
[6] Fairlight ESP, CDIAG v3.0.

### 11.3 ESPCG4 Field Diagnostics

### 11.3.1 Equipment

The following equipment is required :
a) An ESPWX processor board.
b) An ESPRIO card and a 26-way IDC loopback cable and plug for testing the high speed serial link on the ESPCG4. A description of this cable is included later in this section.
c) An IBM-PC compatible computer with at least a 386 processor running Microsoft Windows 3.1, Windows 3.11 or Windows 95 , with a free serial and parallel port.
d) A cable to connect the ESPWX serial port to the PC.
e) A communications program such as Telix.

### 11.3.2 ESP-WX Setup Procedure

a) The ESPWX should be plugged into the MFX3 ${ }^{\text {plus }}$ and the serial cable should be connected between the ESPWX and the PC. The 8-pole DIP switch at the front of the board should have switch 2 in the ON position with all other switches in the OFF position.
b) Telix on the PC should be set up to communicate on the correct serial port at 9600 baud with 1 stop bit, no parity bit and 8 data bits. With Telix running, the power supply to the ESPWX can be switched on. If correctly set up, the bootup message from the ESPWX should be displayed in the Telix window and should end up with a '\#:' prompt.

If everything above has gone smoothly, it is now possible to test ESPCG4 cards.

### 11.3.3 ESPCG4 Test Procedures

### 11.3.3.1 General Field Diagnostic

Connect the 26-way IDC loopback cable (including the ESPRIO) to JP2 of the ESPCG4 and switch ON the MFX3 ${ }^{\text {plus }}$. When the bootup process has finished, type the following command in the Telix window on the PC:

```
cg4diag <enter>
```

at the '\#:' prompt. This program should run and print the following :

```
___========+++++++++++=========-___
    CG4 Diagnostics Program v1.00
___========++++++++++++========--_
CG4 PCB Revision : 0x03
Testing clock for Address Xilinx (U3).
    Clock to current Xilinx OK.
Testing data lines for Address Xilinx (U3).
    Data bus SD[O..7] to current Xilinx OK.
Testing clock for Data Xilinx (U4)
    Clock to current Xilinx OK.
Testing input address lines for Address Xilinx (U3).
    Test completed : No errors.
    Input address bus, GMA[0..1] and A[2..17] to U3 is OK.
Testing communication lines between Xilinxes (U3 & U4).
    Test completed : No errors.
Testing registers in Xilinxes (U3 & U4).
    No Errors.
Testing VRAMs (U5, U6, U7, U8, U9, U10, U11, U12 and U13).
    VRAM Plane O (U 5) : O errors.
    VRAM Plane 1 (U 6) : 0 errors.
    VRAM Plane 2 (U13) : O errors.
    VRAM Plane 3 (U 7) : 0 errors.
    VRAM Plane 4 (U 8) : O errors.
```

VRAM Plane 5 (U 9) : 0 errors.

```
    VRAM Plane 6 (U10) : 0 errors.
    VRAM Plane 7 (U12) : 0 errors.
Dual palettes have been detected.
Checking PRAM (U3, U14, U15, U18, U19, U20 and U21).
    OSK palette : 0 errors.
    CMI palette : 0 errors.
    MDR palette : O errors.
Testing HSSL (X1, U2, U22, U23, U24, U25, U26 etc).
    FIFO ready test : zero errors.
    FIFO half full test : zero errors.
    FIFO full test : zero errors.
Test completed. Board functioning correctly.
```


### 11.3.3.2 General Functional Test

Connect the 26-way IDC loopback cable (including the ESPRIO) to JP2 of the ESPCG4 and switch ON the MFX3 ${ }^{\text {plus }}$. When the bootup process has finished, type the following command in the Telix window on the PC:

```
cg4test <enter>
```

at the '\#:' prompt. This program should run and print the following :

```
——=========+++++++++++=========-\longrightarrow
    CG4 Test Program
___=========+++++++++++=========-____
CG4 PCB revision : 0x04
Test Xilinx load (y/n)? : y
Xilinx load sucessful (wbgs.bin).
Test read back registers (y/n)? : y
Control register (0x82FCC6): OK.
Scroll register (0x82FCC8): OK.
Colour register (0x82FCCA): OK.
```

Erase register
(0x82FCCB): OK.
Test palette RAM (y/n)? : y
Testing PRAM write then read.
OSK palette : 0 errors.
CMI palette : 0 errors.
MDR palette : 0 errors.

Testing PRAM write then read.

OSK palette : 0 errors.

CMI palette : 0 errors.

MDR palette : 0 errors.

Checking PRAM as BYTEs.

OSK palette : 0 errors.

CMI palette : 0 errors.

MDR palette : 0 errors.

Test Video RAM (y/n)? : y

VRAM Plane 0 : 0 errors.

VRAM Plane 1 : 0 errors.

VRAM Plane 2 : 0 errors.

VRAM Plane 3 : 0 errors.

VRAM Plane 4 : 0 errors.

VRAM Plane 5 : 0 errors.

VRAM Plane 6 : 0 errors.

VRAM Plane 7 : 0 errors.

Test Video RAM AI ( $\mathrm{y} / \mathrm{n}$ )? : y

VRAM Plane : 0 : 0 errors.

VRAM Plane : 1 : 0 errors.

VRAM Plane : 2 : 0 errors.

VRAM Plane : 3 : 0 errors.

VRAM Plane : 4 : 0 errors.

VRAM Plane : 5 : 0 errors.

VRAM Plane : 6 : 0 errors.

VRAM Plane : 7 : 0 errors.

Test Video RAM across planes ( $\mathrm{y} / \mathrm{n}$ ) ? : y

0 errors.

Test auto increment hardware (y/n)? : y

Byte write, move down, starting from $0 \times 828000$.

Byte write, move up, starting from 0x82BFFF.

Test auto increment hardware II $(\mathrm{y} / \mathrm{n})$ ? : y
Top line left to right.

Right line top to bottom.

Bottom line right to left.

Left line bottom to top.

Top left to centre.

Top-right to centre.

Bottom-left to centre.

Bottom-right to centre.

Test auto increment hardware III (y/n)? : y

Test BitBox (y/n)? : y

Test BitBox $\operatorname{II}(\mathrm{y} / \mathrm{n})$ ? : y
Test colour III (y/n)? : y

Test horizontal scrolling hardware (y/n)? : y

Checking palette.

Checking PRAM as BYTEs.

OSK palette : 0 errors.
CMI palette : 0 errors.

MDR palette : 0 errors.

End of CG4 test program.

### 11.3.4.3 Mixer Port Test

Connect the 26-way IDC loopback cable (including the ESPRIO) to JP2 of the ESPCG4 and switch ON the ESPWX. When the bootup process has finished, type:

```
hssltest <enter>
```

at the '\#:' prompt. This program should run and print the following :

```
C__=========+++++++++++==========____
    ESP-CG4 HSSL Test Program
-_=========++++++++++++=========-___
ESP-CG4 PCB Revision : 0x04
First HSSL test (y/n)? : y
    Reseting HSSL port.
    Status : OK.
    Two characters transmitted and received sucessfully.
Test HSSL ready operation (y/n)? : y
    RxFull : FALSE TxFull : FALSE
    RxHalf : TRUE TxHalf : TRUE
    TxReady : TRUE
    Characters transmitted : }68856
    Characters received : 688306
    Zero errors.
Test HSSL half full operation (y/n)? : y
    RxFull : TRUE TxFull : FALSE
    RxHalf : TRUE TxHalf : TRUE
    Characters transmitted : 463962
    Characters received : 463449
    Zero errors.
Test HSSL full operation (y/n) ? : y
    RxFull : TRUE TxFull : TRUE
    RxHalf : TRUE TxHalf : TRUE
    Characters transmitted : 299983
```

Zero errors.

Place HSSL in loopback mode $(\mathrm{y} / \mathrm{n})$ ? : n
Detailed HSSL test ( $\mathrm{y} / \mathrm{n}$ ) ? : n

### 11.3.4 Loopback Plug

The loopback plug is made from a 25 pin male D connector. The following connections should be made on this D connector.


### 11.4 ESPCG4 Schematics

### 11.4.1 ESPCG4 Interconnecting Diagram


11.4.2 Auto Bus Sizing


### 11.4.3 Address Xilinx



### 11.4.4 Data Multiplexer


11.4.5 Video RAM


### 11.4.6 Video Generation



### 11.4.7 Mixer Interface


11.4.8 Connector, Clock Buffer


### 12.0 ESPPCI PCI Bus Interface Card



### 12.1 ESPPCI Block Diagram



### 12.2 ESPPCI Circuit Description

### 12.2.1 Document Revision

22.12.1997 v1.0 cea: created

### 12.2.2 Terminology

| ESP-WX | ESP-WXWaveform Executive card <br> PCI |
| :--- | :--- |
|  | Peripheral Component Interconnect <br> A third party defined bus used in PCs |
| ESP-PCI | ESP-PCI PCI interface card |
| WFM | The Fairlight Waveform Bus |
| DMA | Direct Memory Access |
|  | Hardware designed to transfer data without CPU intervention |

### 12.2.3 Introduction

To allow Fairlight to use the many PCI compliant cards available to the PC world, the ESPPCI card provides a PCI interface to the ESP-WX. It is connected as a daughter card at connectors CN1 and CN2 of the ESP-WX.

Included on the ESP-PCI is a 68040 (the CPU used on the ESP-WX) to PCI interface and support hardware, 4 PCI slots and a DSP driven interface to the WFM bus with 8M of DRAM for network packet buffering.

The main requirement for the ESP-PCI card was to provide adequate bandwidth for 24 tracks of audio playback across a 100BaseT network interface. Due to the large amounts of processing and guaranteed data transfer required for networking, a Motorola 56002 DSP is programmed as a DMA contoller to allow bursting of data to and from the WFM bus. The control information for the DMA transfers is held with the data in the ESP-PCI DRAM as a linked list read by the DSP. These transfers occur concurrently with network transfers into the DRAM from a third party network controller in the PCI slots. The same interface is used for SCSI cards placed in PCI slots.

### 12.2.4 Hardware Description

The ESP-PCI hardware is sectioned into the following functional blocks:

1. ESP-PCI clock distribution
2. 68040 PCI interface
3. PCI interface support
4. PCI slots
5. 8 M DRAM shared with DSP and PCI
6. DSP DMA engine
7. WFM bus interface for DSP

### 12.2.4.1 ESP-PCI Clock Distribution

U12 (Cypress CY7B9920-7SC) phase locks the BCLKPCI 33MHz clock from the ESP-WX into 8 aligned and buffered clocks. Each of these clocks are damped with 10R resistors for clean edges.
12.2.4.2 68040 PCI IInterface

The CA91C068 Spanner chip at U1 converts Motorola CPU transfers into PCI transfers. When power is applied and the PCI bus is un-reset (PCIRST\# high), this chip is not accessable from the 68040 side and so U19 is programmed with a simple state machine to write the value 6 to configuration register 4 from the PCI side. Once done, the Spanner chip appears at memory address $\$ 0000$ F800. As this conficts with the 68040 requiring Flash ROMs at this address, an addressable latch on the ESP-WX. Writing any data to \$008C0000 selectes Flash ROMS (default after RESET), writing any data to $\$ 008 \mathrm{D} 0000$ selects the Spanner chip.

During normal PCI operation, U19 drives the *CBE0.. 4 lines via U18 (74AC245) using the *CBEDIS signal for the 68040 transfers.

### 12.2.4.3 PCI Interface S support

U11 provides the decoding for PCI accesses. Any access in the range $\$ 10000000-\$ 3 F F F F F F F$ performs a normal PCI access. Any access in the range $\$ 40000000-5 F F F F F F F$ asserts the IDSEL line as selected in the control register and performs a PCI configuation cycle.

All arbitration for PCI accesses are handled by U11. The *REQ0... signals are requests, and the *GNT0.. 6 are the corresponding grant signals. *REQ0 has the highest priority.

The ESP-PCI control and status registers are also in U11. The format of these registers are set-out below. These registers are all byte wide.

PCI cards present register (\$60000003 read only)

```
    Bit 1..0 PCI slot 1 presence bits
    Bit 3..2 PCI slot 2 presence bits
    Bit 5..4 PCI slot 3 presence bits
    Bit 7..6 PCI slot 4 presence bits
Control register ($60000007 read/write)
    Bit 2..0 CFGID2..0 Configuration select
        Selects l of IDSEL0..4 to be asserted during a configuration cycle.
    Bit 3 *RST
        Active low PCI bus reset. Set low at power on.
        Must be set to use ESP-PCI card.
    Bit 4 IOSPACE
        Enables access to PCI I/O space.
    Bit 5 reads as 0
    Bit 6 read only PERR PCI bus parity error status
    Bit 7 read only SERR PCI bus system error status
DSP control register ($6000000B read/write)
Bit 3..0 PCISEL3..0 Selects base address of ESP-PCI [not used]
Bit 4 *DSPRST active low DSP reset. Must be set high to use DSP.
Bit 5 LOCK Used to grant exclusive access for the 68040 to the PCI bus.
Bit 6 reads as 0
Bit 7 DSPIRQ DSP interrupt to ESP-WX status
Revision register (\$6000000F read only)
```

Returns the PCB revision of the ESP-PCI card.

### 12.2.4.4 PCI slots

CN6,CN5,CN4,CN3 are PCI slots 1 to 4 respectively. These are standard 5V PCI slots.

### 12.2.4.5 8M DRAM shared with PCI and DSP

The 8M DRAM at U22 is dual ported between the PCI bus and the DSP at U17. The DSP has the higher priority to the DRAM. All data held in the DRAM is little-endian.

For PCI accesses, U8 provides the arbitration decoding and controls the DRAM. U7 provides the addresses and the write data. As the Lattice devices are not PCI compliant, the AMD pals at U14,21,9,15,10 are used to drive control and read data to the PCI bus.

When the DSP gains access to the DRAM via the *DSPREQ (DSP request) and *DSPACK (DSP acknowledge), the DSP bus is connected to the DRAM via the QuickSwitches at U20,13,16,5. The control is provided by addressable latches in the Lattice at U 2 . The state of the addressable latches is set by any read or write access to the following addresses by the DSP by decoding lines PAll to PA15:

| \$A000-\$A7FF | set *DSRAS0,*DSRAS2 low |
| :---: | :---: |
| \$A800-\$AFFF | set *DSRAS0,*DSRAS2 high |
| \$B000-\$B7FF | set *DSRAS1,*DSRAS3 low |
| \$B800-\$BFFF | set *DSRAS1,*DSRAS3 high |
| \$C000-\$C7FF | set *DSCAS0..*DSCAS3 low |
| \$C800-\$CFFF | set *DSCAS0..*DSCAS3 high |
| \$D000-\$D7FF | set *DSWE low |
| \$D800-\$DFFF | set *DSWE high |
| \$E000-\$E7FF | set *DSOE low |
| \$E800-\$EFFF | set *DSOE high |

The PA10..1 address lines are used for the memory address lines. PA0 is used to select either *EL or *EU to select which 16 bits to access. As the DSP is only 24 bits, all data is handled as 16 quantities from the DSP side. The DSP is also big-endian, and so the bytes are swapped in the QuickSwitches.

### 12.2.4.6 DSP DMA Engine

During normal operation, the DSP is loaded with a program to read linked lists of DMA commands held in the DRAM. The DSP then performs the operation of transferring data to or from the WFM bus and DRAM and optionally imnterrupts the ESP-WX via *DSPIRQ.

### 12.2.4.7 WFM Bus Interface for DSP

U2 also includes addressable registers to provide access to the WFM bus. Any access to $\$ 8000-87 \mathrm{FF}$ will arbitrate for the WFM bus and start the address assertion. The data written at this address is latched by U4,3,6 which becomes the WFM address. The top WA25 line is handled separately as an I/O pin via signal WA25I. To transfer the data, the access is performed via a read or write from $\$ 8800-8$ FFF. U2 will hold the DSP via *PWT until the transfer is complete.

|  | 117 | 12 - ESPPCI PCI Bus Interface Card |
| :---: | :---: | :---: |

### 12.2.5 Installation of ESP-PCI

When first installing the ESP-PCI, the system must be booted from the ESP-TS card and install the new software. New Flash ROMS with the ESP-PCI drivers blown. Once this is done, the jumpers at JP13 on the ESP-WX can be added and the ESP-WX with ESP-PCI and PCI SCSI installed by replacing the ESP-WX card in the ESP-TS slot. The SCSI cable is connected to the PCI SCSI card and the system should boot.

### 12.3 ESPPCI Field Diagnostics

### 12.3.1 Setup for diagnostics

### 12.3.1.1 Running from Stand-Alone ESP-WX

Minimum configuration:

1. ESP-SC
2. ESP-WX
3. Monitor
4. MFX keyboard
5. ESP-PCI under test
6. SYMBIOS DC-390U SCSI card plugged into PCI slot 1 (right most ESP-PCI slot)

### 12.3.1.2 Running from Complete System

Minimum machine configuration:

1. ESP-SC
2. ESP-DCC
3. ESP-TS
4. ESP-WX (remove all jumpers at JP13)
5. Monitor
6. MFX keyboard
7. Hard disk including pcidiag diagnostics connected to ESP-TS card.

Files required on disk: pcidiag
/dd/usr/esppci/pcidiag.lod
/dd/usr/esppci/pciwfm.lod
8. ESP-PCI under test
9. SYMBIOS DC-390U scsi card plugged into PCI slot 1 (right most ESP-PCI slot).

### 12.3.1.3 ESP-WX U2 DIP Switch Settings

1 OFF
2 OFF
3 OFF
4 OFF
5 ON
6 OFF
7 OFF
8 OFF

### 12.3.2 Starting the Diagnostics

### 12.3.2.1 From Stand-Alone ESP-WX

Power-on machine and wait for booting to complete.
You should see:

ROM :
Type: pcidiag-rspd

### 12.3.2.2 From Complete System

Power-on machine and boot.
After 2 pages of startup text you should see:

```
OS-9/68K V3.0 Waveform Executive - 68040 97/12/16 03:14:45
User name?:
```

Type: mfx<Return>
You should see:

```
Process #36 logged on 97/12/16 03:14:46
Welcome!
Fairlight OS9 Ready
mfx:
```

Type: pcidiag -rspd

### 12.3.2.3 Further Diagnostics

Once the above tests have all passed, the pcidsp program is used to futher test the ESP-PCI. See Section 12.4 ESPPCI DSP Field Diagnostics for usage.

### 12.3.3 PciDiag Command Detalls

The pcidiag program consists of several test groups each with sub-tests.
To run a test group, type pcidiag -\# where \# is the highlighted letter listed below. To run a specific sub-test, type pcidiag -\#=n where n is the sub-test number.

To run several test groups, type pcidiag -<list> where <list> is a list of the highlighted test letters below.

$$
\begin{array}{lll}
\text { e.g. } & \text { pcidiag -rspdmit } & \text { run all tests } \\
\text { pcidiag }-\mathrm{r}=2-\mathrm{m}=1 & \text { run } \mathrm{r} \text { sub-test } 2, \mathrm{~m} \text { sub=test } 1
\end{array}
$$

If the -a option is added, all memory accesses are displayed. This is only really useful for the $\mathrm{r}, \mathrm{s}, \mathrm{p}, \mathrm{d}$ tests as the output can become quite large.

If the -v option is added, a verbose error report is generated to help locate faults.
r register tests

1. PCI cards present mask
2. control register test
3. dsp control register test
4. revision
s Spanner chip PCI interface tests
5. Spanner vendor ID
6. Spanner mapping
p PCI bus tests
7. Slot IDs
8. test pei data bits
9. test dram data bits
10. DSP IVR register bit test
d DRAM tests
11. write all 0's
12. write all l's
13. data walking 0's
14. data walking l's
15. address bits low
16. address bits high
17. inverted walking address

The order of the tests have been specifically designed to get the simplest portions of the ESP-PCI card running first.

As the pcidiag program is subject to improvements, typing pcidiag - ? will show the latest list of test groups and sub-tests.

### 12.3.4 Notes on ESP-PCI Basic Operation

As U1, U19, U11 are connected to the CPU bus, if any of these are faulty or soldered incorrectly, it is possible that the CPU will be unable to run.

All clocking on the card is derived from the BCLKPCI signal and phase-lock regenerated by U12.

The PCI bus is little-endian as is all the data held in the DRAM at U11. This means that a write from the CPU of $\$ 12345678$ will appear on the PCI bus and in the DRAM as $\$ 78563412$. All tests display values from the CPU's perspective. To help in conversion, these are the byte orders on the busses (Note that the bits within the bytes are in the same order):

| CPU | PCI | DRAM (U11) |
| :--- | :--- | :--- |
| D7..D0 | AD31..AD24 | MD31..MD24 |
| D15..D8 | AD23..AD16 | MD23..MD16 |
| D23..D16 | AD15..AD8 | MD15..MD8 |
| D31..D24 | AD7..AD0 | MD7..MD0 |

### 12.3.5 Test Descriptions

### 12.3.5.1 Register tests

These tests check the data, address and control signals to U11- the main control and status device. An access starts with a 30nS pulse on *PCITS (PCI transfer start) from the ESP-WX and completes with a 30nS pulse on *TA (transfer acknowledge) generated by U11 when the data is accepted on write or ready on read.

### 12.3.5.1.1 PCI cards present mask

Reads from the byte PCI cards present status at address $\$ 60000003$ in U11. Each one of the 4 PCI slots has two presence detect signals \#PRSNT1 and \#PRSNT2 which are connected to U11 and internally pulled up by U11. All third party PCI cards must tie one or both of these signals low to indicate the presence and type of card as an inverted 2 bit code. The test displays the 2 bit code (un-inverted) for each slot starting at slot 1 . A value of 0 indicates no card present.

### 12.3.5.1.2 Control Register Test

Checks accesses to the byte wide control register at address $\$ 60000007$ in U11. This register only uses the low 5 bits and so the top 3 bits are always 0 .

### 12.3.5.1.3 DSP Control Register

Checks accesses to the byte wide control register at address $\$ 6000000 \mathrm{~B}$ in U11. This register only uses the low 5 bits and so the top 3 bits are always 0 .

### 12.3.5.1.4 Revision

Reads from the byte PCB revision register at address $\$ 6000000 \mathrm{~F}$ in U11. This register reports the value on pins 7 (msb),97 and 96 (lsb) with the top 5 bits set to 0 .

### 12.3.5.2 Spanner Chip PCI tests

The Spanner chip (U1) is a Motorola 68040 to PCI interface chip. When power is applied, this chip is not accessable from the ESP-WX. Straight after a PCI bus reset ${ }^{*}$ RST asserted and released via the control register in U11) U19 performs two PCI writes to U1 registers to enable accesses from the ESP-WX. After this, U19 supports U1 by controlling U18 and signals *CBE0.. 3 during accesses from the ESP-WX to PCI.

Once U1 is accessable to ESP-WX, it appears at address $\$ 0000 \mathrm{~F} 800$. As this conflicts with the flash ROMs on ESP-WX an addressable latch on ESP-WX selects either the flash ROMs or U1. Any byte write to $\$ 008 \mathrm{D} 0000$ selects U1, any byte write to $\$ 008 \mathrm{C} 0000$ selects flash ROMs (the default state after reset).

All configuration registers in U1 appear as little endian, and so all bytes are swapped.

### 12.3.5.2.1 Spanner Vendor ID

A write to $\$ 008 \mathrm{D} 0000$ maps U1 at address $\$ 0000 \mathrm{~F} 800$. Address $\$ 0000 \mathrm{~F} 800$ is read and should contain $\$ 57100048$. As this access is to U1's PCI configuration ID register, a successful PCI cycle must be performed.

### 12.3.5.2.2 Spanner Mapping

A write to $\$ 008 \mathrm{D} 0000$ maps U1 to $\$ 0000 \mathrm{~F} 814$. A write of $\$ 00000020$ to U1's configration register at $\$ 0000 \mathrm{~F} 814$ remaps U1 configuration registers to $\$ 2000 \mathrm{~F} 800$. $\$ 2000 \mathrm{~F} 800$ is read and checked for a PCI ID of $\$ 57100048$.

### 12.3.5.3 PCI Bus Tests

### 12.3.5.3.1 Slot IDs

For each of the PCI slots, writing the slot number (1..4) plus 8 (the *PCIRST bit) to $\$ 60000007$ asserts the appropriate IDSEL line from U11 to select the slot for access its configuration registers. An access to $\$ 4000000$ accesses the configuration space of the card with the IDSEL asserted. At the first address (\$4000000), there is a unique code for each PCI card brand and type. This test displays this value for all cards detected as present (as per test 5.1.1). This test thus checks PCI configuration accesses.

### 12.3.5.3.2 Test PCI Data Bits

$\$ 09$ is written to $\$ 60000007$ to select slot 1 for configuration. The configuration register at $\$ 4000002 \mathrm{C}$ is read-back and is used to perform a bit test on the data bits.

### 12.3.5.3.3 Test DRAM Data Bits

A bit test is performed on address $\$ 38000000$ (the base address of the 8 M of DRAM at U22 on the ESP-PCI card. These accesses are actually via the PCI bus which is decoded by U8 to generate the required control signals to U22 DRAM. The memory address is multiplexed by U7. During writes to the DRAM, the data from the PCI bus is passed via U7. During read from the DRAM, the data is driven and latched by U14,21,9,U15 and PCI control is latched by U10. These programmable devices are PCI compliant and are configured as 10 bit latches clocked by pin 1 and output enabled by pin 13.

### 12.3.5.3.4 DSP IVR Register Вit Test

The IVR register (interrupt vector register) at address $\$ 3 \mathrm{C} 00000 \mathrm{C}$ is a read-back register in the Motorola 56002 at U17. This register is part of the 56002 host port. The data and address lines are connected to the DRAM lines and uses the same paths as for DRAM accesses. Decoding and control of the host port access is via U8.

### 12.3.5.4 DRAM Tests

The DRAM on the ESP-PCI at U11 appears at CPU address $\$ 38000000$ to $\$ 387$ FFFFF. The PCI bus must not be in reset (i.e $\$ 60000007$ register bit 3 set) for this DRAM to be accessable.

By analysing the results of these tests it is possible to determine whether there is an open, short or stuck bit.

### 12.3.5.4.1 Write All 0's

The DRAM is filled with $\$ 00000000$ for its complete range and read-back.

### 12.3.5.4.2 Write All 1's

The DRAM is filled with \$FFFFFFFF for its complete range and read-back.
12.3.5.4.3 Data Walking 0 's

The DRAM is filled with $\$ 00000000$ for its complete range. For each of the 32 bits, $\$ 38000000$ is written with that bit low and all others high and checked. All other addresses are checked to be $\$ 00000000$.

### 12.3.5.4.4 Data Walking 1 's

The DRAM is filled with $\$ 00000000$ for its complete range. For each of the 32 bits, $\$ 38000000$ is written with that bit high and all others low and checked. All other addresses are checked to be $\$ 00000000$.

### 12.3.5.4.5 Address Bits Low

For each DRAM address bit, $\$ 00000001$ is written to the address with the address bit low and all others high. Other addresses are written as $\$ 00000000$.

### 12.3.5.4.6 Address Bits High

For each DRAM address bit, $\$ 00000001$ is written to the address with the address bit high and all others low. Other addresses are written as $\$ 00000000$.

### 12.3.5.4.7 Inverted Walking Address

For each DRAM address, the inverted value of the address is written and verified.

### 12.3.5.5 PCI DMA Tests

For DMA operations to work (now that the PCI bus is verified to be oprational), the PCI slot arbitration must be working. All PCI arbitration is performed by U11 using signals *REQ0.. 6 and *GNT0.. 6 with *REQ0 granted the highest priority.

### 12.3.5.5.1 PCI DMA Memory to Memory

Half of the NCR SCSI card internal memory is filled with a random pattern and the other half filled with \$FFFFFFFF. The NCR SCSI card is setup to use its own DMA controller to copy the random half to the $\$$ FFFFFFFF half.

### 12.3.5.5.2 PCI DMA DRAM то DRAM

Half of the DRAM is filled with a random pattern and the other half filled with \$FFFFFFFF. The NCR SCSI card is setup to use its own DMA controller to copy the random half to the \$FFFFFFFF half.

### 12.3.5.5.3 PCI DMA DRAM to DRAM Burst

Half of the DRAM is filled with a random pattern and the other half filled with \$FFFFFFFF. The NCR SCSI card is setup to use its own DMA controller with long bursts to copy the random half to the \$FFFFFFFF half.

### 12.3.5.6 DSP WFM Interface Tests

The 56002 DSP is loaded via the host port. For these tests, the /dd/usr/esppci/pcidiag.lod program is loaded into the DSP.

### 12.3.5.6.1 Starting DSP

The test program is loaded via the host port. Any value written to the host port HD registers (4 bytes, one each at $\$ 3 \mathrm{C} 000010$ (msb) \$3C000014, \$3C000018 and \$3C00001C), is read back from these addesses. This is a simple way to prove that the DSP loaded correctly.

### 12.3.5.6.2 DRAM DSP Write, CPU Read

A random pattern is written to the ESP-PCI DRAM using the DSP test program and verified by the CPU.

### 12.3.5.6.3 DRAM CPU Write, DSP Read

A random pattern is written to the ESP-PCI DRAM using the CPU verified by the DSP test program.

### 12.3.5.6.4 WFM DSP Write, CPU Read

A random pattern is written to the DCC memory using the DSP test program and verified by the CPU.

### 12.3.5.6.5 WFM CPU Write, DSP Read

A random pattern is written to the DCC memory using the CPU verified by the DSP test program.

### 12.3.5.7 DSP DMA List Tests

The /dd/usr/esppci/pciwfm.lod program used for normal disk recorder operation is loaded for these tests. The DSP polls the ESP-PCI DRAM for a liked list of DMA commands to transfer data to and from the WFM and ESP-PCI DRAM.

### 12.3.5.7.1 DSP Software

After the DSP is loaded, $\$ 97$ is written to the command register at $\$ 3 \mathrm{C} 000014$. Once this value has changed to $\$ 17$, then the command is complete and the software version number is visible as a 24 bit number spread across addresses $\$ 3 \mathrm{C} 000014, \$ 3 \mathrm{C} 000018, \$ 3 \mathrm{C} 00001 \mathrm{C}$ as a 12 bit revision and 12 bit version number. For Rev 5 ESP-PCI cards this should be v13.2.

### 12.3.5.7.2 DSP DMA DRAM то DCC

The ESP-PCI dram is filled with random data and a linked list command instructs the DSP to copy this data to the DCC. Once complete, the CPU checks the transfer.

### 12.3.5.7.3 DSP DMA DCC to DRAM

The DCC memory is filled with random data and a linked list command instructs the DSP to copy this data to the ESP-PCI DRAM. Once complete, the CPU checks the transfer.

### 12.3.6 References

1. Spanner User Manual, Newbridge Microsystems, 1995.
2. Lattice Semiconductor Data book 1996, Lattice Semiconductor Corporation, 1996.
3. Cypress Data Book - Memories, DataCom, FCT Logic, PC products, Cypress Semiconductor, May 1995.
4. PCI Local Bus Specification-Revision 2.1, PCI Special Interest Group, June 11995.
5. PAL Devices Data Book and Design Guide 1996, Advanced Micro Devices Inc, 1996.
6. QuickSwitch Products, Quality Semiconductor Inc, 1995.
7. 1995 DRAM Data Book, Micron Technology Inc, 1995.
8. DSP56002/DSP56L002 24 Bit Digital Signal Processor Technical Data Document number DSP56002/D Rev 2, Motorola Inc 1995.

### 12.4 ESPPCI DSP Field Diagnostics

### 12.4.1 Introduction

The pcidsp diagnostics are to be used after the pcidiag diagnostics have been run and passed successfully.

### 12.4.2 System requirements

To execute the diagnostics, the following is required.
A hard disk with v15.1.04 or higher software installed.
MFX3 ${ }^{\text {plus }}$ PCI system at least one ESPDCC installed.

### 12.4.3 RUNNING the diagnostics

Boot to OS9. Once booted, you should see the mfx: prompt.
Type: pcidsp -lrw.
The tests will run and upon successful completion, you will see:

| testing | dsp | linked | list | comma | nd | proces | sing |  | PASS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| testing | read | from | wfm | ram | to | pci | dram |  |  | PASS |
| testing | read | from | pci | dram | to | wfm | ram |  |  | PASS |

Any errors will be displayed on the screen.

### 12.4.4 Command Detalls

The pcidsp diagnistic is executed with command options. These options can be seen by using pcidsp -?. You will see:

```
pcidsp v1.4 - ESP-PCI DSP diagnostics
```

usage: pcidsp [options]
options:

| -l | dsp linked list processing test |
| :--- | :--- |
| -r | read from WFM memory test |
| -w | write to WFM memory test |
| - -z | verbose output level (extra -z for more) |
| -f=<file> | load dsp with <file> |

### 12.4.4.1 -I Option

All of the available PCI DRAM (U22) is allocated to the test and a linked list of commands is written into this memory by the WX. The 56002 DSP (U20) is instructed to execute the linked list of commands by the WX via the DSP host port which is interfaced to the PCI bus. The linked list is approx 131000 no-operation commands. As each packet is processed, the DSP writes status back to the command packet and the WX checks that the DSP executes all commands.

This test effectively tests the DSP's ability to read and write to PCI DRAM memory.

### 12.4.4.2 -r Option

All of the available PCI DRAM (U22) is allocated to the test and a single command packet is written to the PCI DRAM to instruct the DSP to copy from WFM memory on the first DCC to the PCI DRAM memory. The WX fills the source and destination with a different random pattern and instructs the DSP to start the command via the host port. The WX waits for the copy to complete and then checks the validity of the copy.

This test checks reads from WFM memory by the DSP.

### 12.4.4.3 -w Option

All of the available PCI DRAM (U22) is allocated to the test and a single command packet is written to the PCI DRAM to instruct the DSP to copy from PCI DRAM to WFM memory on the first DCC. The WX fills the source and destination with a different random pattern and instructs the DSP to start the command via the host port. The WX waits for the copy to complete and then checks the validity of the copy.

This test checks writes to WFM memory by the DSP.

### 12.4.4.4-z OPtion

When this option is used more information regarding the progress of test is displayed. More -z options can be added for more detailed information.

### 12.5 ESPPCI Schematics

### 12.5.1 ESPPCI Interconnecting Diagram



### 12.5.2 Edge Connection to ESPWX



### 12.5.3 CPU to PCI Interface



### 12.5.4 PCI Control/Central Resources



12．5．5 PCI Slots


### 12.5.6 PCI DRAM Interface


12.5.7 PCI DRAM


### 12.5.8 WFM INTERFACE




### 12.6 PCI SCSI Card

The SCSI Controller approved for use with the Fairlight MFX3 ${ }^{\text {plus }}$ is the SYMBIOS SYM8100S (earlier product code was previously NCR8100S).

This controller uses the SYMBIOS (NCR) PCI to SCSI chipset 53C810.
Identification of the controller can be performed by visual inspection and the following routine should be followed:

1. Verify that the product details located on the component or solder side of the SCSI controller card corresponds to model listed above.
2. If the internal SCSI cable is a single cable that ends at the SCSI card, ensure that the jumper that enables termination of the SCSI card is inserted. This will be the case with nearly all newer MFX systems.

In the case of upgraded older systems, the SCSI cable may loop back to a second SCSI connector on the rear panel. In this case, the termination jumper should be removed, and Active teminators used at the end of each of the SCSI chain.

The termination resistor should also be removed if the high-density connector is used for diagnostic purposes.
3. Ensure that the 50-way IDC connector on the cable being used for connecting SCSI drives to the controller is clean and that no pins are damaged or bent.


### 12.7 PCI 100BaseT Card Considerations

The PCI network adapter card approved for use in MFX3 ${ }^{p l u s}$ is a 100BaseT controller manufactured by Intel. Depending on the model and manufacturing date, the actual layout of the PCB and number of chips mounted on the card might vary.

Currently, only network controllers based on Intel i82557 or i82558 chipsets are supported by MFX3 ${ }^{\text {plus }}$. Use of PCI network cards not approved by Fairlight ESP is not recommended.

The original i82557 Intel chipset has been upgraded to i82558 and is $100 \%$ compatible with the earlier one. However, this might not be the case in the future.

Identification of the PCI network adapter card is performed by the following routine:

1. Check that the rear panel of the controller has at least one RJ45 data connector.
2. Check the labelling on the rear panel. Different models will have different text. The number of LEDs will vary from 1 to 3 (some or all of these LINK, ACT, 100TX). Other text located on the rear panel might include INTEL PRO/100 or PRO100/10.
3. Inspect the LAN controller chipset - ensure the chipset used on the card is i82557 or i82558. Typically, the LAN chipset would be the largest IC on the card.
4. Look for the label that lists ethernet address, serial number and board ID number (PWA) assigned to the card. The ethernet address consists of 12 hexadecimal digits. A bar code would be printed above the numbers.

Example: 00A0C98F93A1 38713 678400-001
The last number (678400-001) is the manufacturer's board ID number and in general the first six digits must correspond to the ID described in the table below. If not, please contact Fairlight ESP or your local Authorised Fairlight dealer or technical support engineer. Alternatively, the latest technical information concerning Intel products can be found at:
http://support.intel.com/support/network/
The following table lists currently approved Intel LAN controllers:

| Board ID Number (PWA) | Intel Part Number | Additional Information |
| :--- | :--- | :--- |
| 352509-xxx | PILA8465B | EtherExpress ${ }^{\text {TM }}$ PRO/100B |
| 661949-xxx |  | PCI adapter(TP) Model B, |
| 667280-xxx |  | Full Duplex, 3 LED's |
| 678400-xxx |  |  |


| $668081-\mathrm{xxx}$ | PILA8460 | PRO/100+ PCI (TP) 82558, |
| :--- | :--- | :--- |
| 689661-xxx |  | Full Duplex, 3LED's |



EtherExpress Model PRO/100B PCI 100BaseT Network Adaptor ID 678400-001

### 13.0 ESPTSR Turbo SCSI Card



### 13.1 ESPTSR Block Diagram



### 13.2 ESPTSR Circuit Description

### 13.2.1 Terminology

| TSCSI | ESPTSR Turbo SCSI Card |
| :--- | :--- |
| WX | Waveform Executive PCB |
| WFMBUSS | Waveform Bus |
| WFMRAM | Waveform RAM |

Signals which have been buffered are prefixed by ‘B’ (eg. RA once buffered becomes BRA).
Signals which have been latched are prefixed by 'L’
Active low signals are preceded by ( ${ }^{*}$ )

### 13.2.2 Overview

The Turbo SCSI card (TSCSI) main features are:
(1) 512 k bytes of on card DRAM;
(2) The ability to DMA 16 bit SCSI data directly to WFMRAM without affecting the WX operation or speed;
(3) AWFMBUSS time slice chaining system to allow multiple Waveform Bus masters. The Turbo SCSI card transfers SCSI data, via its own DMA path, directly to the Waveform Buss.

### 13.2.3 Detailed Description

The TSCSI card hardware resides in the top 8MB of Waveform memory (WX addresses 5000000..5FFFFFF).

Throughout this documentation, the addresses are referred to as the hexadecimal address accessed by the Waveform Executive. To convert the addresses to the physical address which appears on the Waveform Buss, subtract 2000000.

### 13.2.3.1 TSCSI Timing Source

(see 13.4.2 ESPTSR Edge Connector, 13.4.4 ESPTSR Waveform Bus Interface schematics)
All timing for the TSCSI is generated from *SCLK (U35 74HCT240) delayed by U28 (447-25010 delay line) to produce delayed images of * SCLK. The notation used to name the delayed *SCLK signals is to prefix the name with 'D', and suffix the name with the delay (eg. *DSCLK100 is *SCLK delayed by lOOnS).

### 13.2.3.2 Waveform Bus Decoding

(see 13.4.4 ESPTSR Waveform Bus Interface schematic)
The ESPTSR card resides in the 5800000...5FFFFFF address range.

$$
5800000 \text { 59FFFFF TSCSI on-board DRAM }
$$

5C00000 5C0001F NCR SCSI chip
5C00020 5C00023 TSCSI DMA address registers
5F00001 TSCSI control read/write register
5F00003 TSCSI status register

For accesses in the range 5800000..5EFFFFF, TSEXT3 (U43 22V10) asserts the *TSCSI signal to indicate that the data is for on-card (internal) devices. The 8 bit control and read-back status registers are implemented as two TSCLAT PALS (U25,U26 22V10). As the internal devices cannot be accessed while the TSCSI is transferring SCSI data via DMA, the TSCLAT PALS appear external to the card (directly on the WFMBUSS) to allow TSCSI transfers to be controlled at any time (eg. aborting a TSCSI DMA transfer).

Writes to the control register addresses assert CLCLK (control latch clock) low during the low period of TSEXT3 pin 13 (*SCLK). The data present on WDO..WD7 is latched by the TSCLAT Pals on the rising edge of CLCLK. Reads from the control register assert *CLEN (control latch enable) allowing TSCLATs to enable the previously written control data on to WDO..WD7. *CLEN is asserted for 300 nS starting at the rising edge of TSEXT3 pin 1 (*DSCLK100).

The control register bit assignments and their active state functions are as follows

| Bit 7 | [Spare] |  |
| :--- | :--- | :--- |
| Bit 6 | [Spare] |  |
| Bit 5 | TSRST | TSCSI interface reset |
| Bit 4 | SRST | SCSI buss reset |
| Bit 3 | TEST | Enable Turbo SCSI DMA test mode |
| Bit 2 | ZINC | Zero increment DMA addresses |
| Bit 1 | INTEN | Enable TSCSI interrupts to WS (Level6) |
| Bit O | ${ }^{* B G}$ | TSCSI buss granted to WFMBUSS masters |

A read from the status register asserts *SLEN to allow the TSCLATs to enable the data present on their status input pins to WDO..WD7 for 300nS starting at the rising edge of TSEXT3 pin 1 (*DSCLK100).

TSCSI status bits:

| Bit 7 | ${ }^{*}$ MSG | SCSI buss *MSG signal |
| :--- | :--- | :--- |
| Bit 6 | C/*D | C/*D |
| Bit 5 | V*O | V*D |
| Bit 4 | ${ }^{*}$ REQ | *REQ |
| Bit 3 | [Spare] |  |
| Bit 2 | ${ }^{*}$ INT | TSCSI interrupt request |
| Bit 1 | R/*W | TSCSI DMA transfer direction |
| Bit 0 | DREQ | NCR DMA request |

### 13.2.3.3 Status LED

(see 13.4.4 ESPTSR Waveform Bus Interface schematic)
The four stares LED report the following stares when lit:

| (TOP LED) | *HG |
| :--- | :--- |
| *VTERM | TSCSI in DMA transfer <br> SCSI buss termination voltage present |
| *INT | No TSCSI interrupt request pending |
| RESET | TSCSI card in reset |

### 13.2.3.4 Waveform Bus Interface

(see 13.4.4 ESPTSR Waveform Bus Interface schematic)
All Waveform Buss transfers are controlled by the TSWFM15 (U40 22V10) and TSWFM25 (U39 22V10) PALS. TSWFM15 converts the WFMBUSS control signals to internal TSCSI control signals during non-DMA transfers by WFMBUSS buss masters. TSWFM25 handles the WFMBUSS arbitration and generates the WFMBUSS control signals for the TSCSI DMA transfer.

The address buss is buffered by bidirectional 74HCT646 (U42,U30,U52) buffers to allow both WFMBUSS masters to accesses the TSCSI internal devices; and the TSCSI to DMA to WFMRAM by asserting its own addresses. The *ADIRN selects the direction of address transfers ( $0=$ WFMBUSS to TSCSI); and *AEN is asserted to enable address transfers

The data buss is buffered by bidirectional 74HCT646 (U31 ,U19) buffers. The direction is controlled by *DDIRN ( $\mathrm{O}=\mathrm{WFMBUSS}$ to TSCSI) ; and enabled by *DEN.

### 13.2.3.5 Waveform Bus Free Slice Detection

(see 13.4.4 ESPTSR Waveform Bus Interface schematic)

The time slices on the WFMBUSS are shared by all WFMBUSS masters with the following priorities:

| Highest | Refresh cycles (*RPEND asserted) |
| :--- | :--- |
| WS accesses | (*WSWFM asserted) |
| TSCSI | (*TSOUT asserted) |
| Lowest | Future buss masters |

U10C ( 74 HC 10 ) detects when no requests higher than the TSCSI card are pending. If this is the case, then *TSIN is asserted to indicate a free WFMBUSS slice. If the TSCSI is not requesting a WFMBUSS access for SCSI DMA, then *TSOUT is asserted to the WFMBUSS. In order for multiple masters to exist on the WFMBUSS, *TSOUT (which becomes *TSIN) would be chained in a similar way. On the rising edge of *SCLK, TSCSI samples *TSIN to determine whether slices are free. *TSOUT low at the rising edge of *SCLK indicates that the slice is not used by any WFMBUSS masters.

### 13.2.3.6 Internal DRAM

(see 13.4.2 ESPTSR Edge Connector, 13.4.5 ESPTSR DRAM schematics)
Accesses in the range of $5800000 . .59 \mathrm{FFFFF}$, and refresh cycles ( $* \mathrm{WREF}=\mathrm{O}$ ) are detected and latched by TSDRAM13 (U38 22V10) on the rising edge of TSDRAM13 pin 1 (*DSCLK125). If any accesses must be held off due to a refresh cycle, then *DTACK will be held inactive - note that only TSCSI DMA directly to its internal DRAM will ever be held off in this way as there is no WFMBUSS activity during refresh cycles.

CAS-before-RAS refreshing. The *MUX signal is buffered by U46 (74HCT244) to generate *DRA to enable the row address via U41 (74ACT244) and U49C,D (74LS 125); and also inverted by U35B (74HCT240) to generate *DCA to enable the column address via U29 (74ACT244) and U49A,B (74LS 125).

TSCSI local DRAM is configured as $256 \mathrm{k} \times 16$ bits (using 44256s) or 1 M x 16 bits (using 441024s). JP 1 is used to select the type of DRAMs used:

Pins 1,2 shorted 4410241 M x 4 bit DRAMs
Pins 2,3 shorted 44256 256k x 4bit DRAMs

The Turbo SCSI card normally has 256k x 16 bits installed which will appear in the address range $5800000 . .587 \mathrm{FFFF}$.

### 13.2.3.7 DMA Address Registers

(see 13.4.6 ESPTSR SCSI Interface schematic)

16 bit writes to 5C00020 (MSW) and 5C00022 (LSW) load the start address for TSCSI DMA transfers into the TSCNT DMA address counters (U16,U51,U17,U50 22V10). The 32 bit value written to the DMA counters is the WAVEFORM BUSS WORD ADDRESS (ie. WS address minus 2000000 and shifted right 1 bit), with bit 31 the DMA DMA direction ( $0=$ WRITE to WFMRAM). If the DMA is to TSCSI internal DRAM, the DMA will be directly to the DRAM without using WFMBUSS slices.

Writes to the DMA address registers are latched on the rising edge of *DMAHI or
*DMALO when *DMALD is low

NOTE: the TSCSI is incapable of transferring DMA data directly to WX local memory (it is impossible), and so must be DMAed to TSCSI internal DRAM and later DMAed by the WX to its own local memory.

### 13.2.3.8 SCSI Data DMA

(see 13.4.6 ESPTSR SCSI Interface schematic)
The sequence used to setup a TSCSI DMA transfer is:
(1) Load the DMA address registers with the start address and DMA direction;
(2) Setup the NCR SCSI chip for the transfer (the DMA transfer count is held in the NCR chip);
(3) Set *BG=I to start DMA process;
(4) wait for TSCSI interrupt;
(5) set $* \mathrm{BG}=0$.
*BG may reset low prematurely to halt a DMA transfer.
While *BG is high, TSDMA12 (U27 22V10) samples the NCR DMA request signal (DREQ) on the rising edge of its pin 1 (*DSCLK225). If such a request is detected, then TSDMA will assert its acknowledge signal ( ${ }^{*}$ DACK), *AS, *UDS, *LDS, *DMAHI and *DMALO. *DACK will be held low until a *DTACK signal is detected during *SCLK=0 indicating a successful transfer to the internal DRAM (via TSDRAM) or WFMBUSS (via TSWFM25). All DMA transfers are synchronised to the WFMBUSS slice and are 16 bits wide. A successful DMA transfer terminates with *DACK being raised, and simultaneously, *DMAHI and *DMALO will go high to clock the DMA address counters to the next address. If the ZINC (zero increment) control bit is set, then the address counters will not increment their address

### 13.2.3.9 SCSI Bus Interface

## (see 13.4.6 ESPTSR SCSI Bus Interface schematic)

The NCR53C94 is accessed on even address boundaries in the range SC00000..SC0001F as decoded by TSSCSI14 (U48 22V10). Accesses assert *NCR and one of *SWR (write to NCR SCSI chip) or *SRD (read from NCR SCSI chip). As the NCR53C94 is an INTEL type chip, the high and low bytes of the data are swapped to conform with the MOTOROLA high-byte-at-low-address format used by MFX3 ${ }^{\text {plus }}$.

TSCSI provides a single ended asynchronous SCSI interface directly from the NCR53C94 to the SCSI connector CN3. Note that the termination resistors RN7, RN8, RN9 (220R/330R) must only be installed if TSCSI is the last SCSI device on the SCSI chain.

Shorting JP2 connects +5 V via diode D2 (1N4001) and fuse F1 (1A) to the SCSI termination voltage pin 26 on CN3. D 1 and F 1 are provided to protect the MFX3 ${ }^{\text {plus }}$ power supply in case of incorrect SCSI cable connection.

Interrupts from the NCR53C94 (*INT) are gated with the control register INTEN (TSCSI card interrupt enable) by TSSCSI14 PAL (U48), to the WFMBUSS as WSINT (edge connector pin 40B). WSINT is connected to Interrupt Level 6 on the Waveform Executive. Note that WSINT is an active high tri-state interrupt signal shared by all future WFMBUSS masters.

### 13.3 ESPTSR Schematics

### 13.3.1 ESPTSR Interconnecting Diagram


13.3.2 ESPTSR Edge Connector

13.3.3 ESPTSR SUPPORT

13.3.4 ESPTSR WFM Bus Interface


### 13.3.5 ESPTSR DRAM



### 13.3.6 ESPTSR SCSI Interface



## timilighte

### 14.0 ESPDCC Digital Channel Card



### 14.1 ESPDCC Block Diagram



### 14.2 ESPDCC Circuit Description

### 14.2.1 Document Revision

03.08.1994 v0.x

### 14.2.2 Terminology

| AIO | Analog I/O Card (ESP-AIO) |
| :--- | :--- |
| DCC | Digital Channel Card (ESP-DCC) |
| DIO | Digital I/O Card (ESP-DIO) |
| DSP | Digital Signal Processor |
| IRAM | Interface RAM |
| QPRAM | Quad-Port RAM |
| SC | Sync Card (ESP-SYN) |
| SRAM | Static RAM |
| SRC | Sample Rate Conversion |
| SSI | Synchronous Serial Interface |
| TSB | Timesliced Sample Bus |
| WBUS | Waveform Bus |
| WRAM | Waveform RAM |
| WX | Waveform Executive |

### 14.2.3 Overview

### 14.2.3.1 Clock Subsystem

The 33 MHz clock is derived from the 3.3 MHz WBUS signal SCLK by way of a phase-lockedloop. An MC4044 phase detector drives a 66 MHz varactor-controlled VCO. The 66 MHz clock is used by DCCTGEN to derive all other on-board timing signals including the 33 MHz clock and the reference signal SREF which is locked to SCLK by the MC4044. This ensures minimum skew between the various timing signals.

### 14.2.3.2 DSP Subsystem

The DCC uses an Analog Devices ADSP21020-KG133, which has a 30nS cycle time and executes an instruction in every cycle; one instruction may conditionally perform up to three floating point arithmetic operations as well as two 40 bit data transfers. The part generates a 133 MHz internal clock by phase locking to the 33 MHz external bus clock.

Working memory for program and data storage is provided by 32 kx 48 bits SRAM on the program memory (PM) bus and 32 kx 40 bits SRAM on the data memory (DM) bus. 15 nS SRAM is used to enable no wait-state operation.

### 14.2.3.3 WBUS Interface

The DCC occupies several address segments on the waveform bus as follows:

```
02000000-027FFFFF
04000000-047FFFFF
05000000-057FFFFF
05A00000-05A07FFF
05A40000-05A47FFF
05A80000-05A87FFF
05AC0000-05AC7FFF
05B00000
05B40000
05B80000
0x02000000+(cardID&7)*0x00400000
```

All DCCs in a system reside at the same addresses. Cards are selected by writing a 16 bit mask to one of the mask registers (A, B or C). A card becomes selected if the bit corresponding to the card ID is set in the mask. Writes to the mask registers must always be 16 bits wide. The mask register cannot be read back. The 4 bit card ID is set via DIP switches 1.. 4

Mask A is intended to be used for software accesses, since the control/status registers can only be accessed via this mask. Masks B and C are intended for DMA channels.

In addition to the three mask-controlled 8 MB windows into WRAM, a separate "direct" window into the top 4MB of WRAM can be enabled via DIP switch 5 . This window is not controlled by any mask register and occupies an address on the WBUS which depends on the low 3 bits of the card ID.

### 14.2.3.4 IRAM SUbsystem

The interface RAM (IRAM) subsystem provides $32 \mathrm{k} x 32$ bits (128MB) of SRAM which can be accessed by the DSP and from the WBUS. DSP accesses normally incur only one wait state but additional DSP wait states are inserted if the DSP access would otherwise collide with a WBUS access.

The floating point extension field of the DSP data bus (bits $0 . .7$ ) is not driven on DSP read cycles and will contain garbage data.

### 14.2.3.5 WRAM Subsystem

The waveform RAM is organised as $4 \mathrm{M} \times 16$ bits ( 8 MB ) of 70 nS DRAM and can be accessed by the DSP and from the WBUS. WRAM cycles are 150 nS long and are synchronised to the WBUS. This guarantees a minimum of one DSP access cycle every 300 nS . If no WBUS or refresh cycle is taking place then the DSP may use every WRAM cycle.

The 16 bit waveform data appears on the upper 16 bits of the DSP data bus. The lower 16 bits of the 32 bit integer field are read as zeros and ignored on writes. The floating point extension field is not driven on reads and will contain junk.

DSP accesses can be in either foreground or background mode. In foreground mode the DSP waits for the access to be completed before continuing. This results in a minimum of 5 wait states. Additional wait states are inserted if necessary to synchronise with the next WRAM cycle, or if the next WRAM cycle is taken by a WBUS access or refresh cycle.

Background mode allows the DSP to continue executing instructions whilst the WRAM access takes place. In the case of a background write the data and address are latched and the
data written to WRAM in the next available WRAM cycle. A background read cycle latches the address and causes the data at that address to be read from WRAM and latched in the next available WRAM cycle. The data read by the DSP is the data which was latched by the previous background read cycle. A pre-read cycle must be executed to load the first data word into the latch.

If the DSP accesses WRAM in any mode before a previous background request has been completed then extra wait states are inserted until the background access is complete.

Background accesses which are not held up for this reason incur only one wait state.
Care must be taken to ensure that only one software process at a time uses the background read function, otherwise the latched data will be corrupted.

### 14.2.4 DCC I/O Subsystem

### 14.2.4.1 Quad-Port RAM

The QPRAM acts as the interface between the DSP and the I/O section of the digital channel card. This device has 1024 bytes of static RAM which can be accessed simultaneously by four independent ports. Three of the four ports are connected to the DSP data memory bus and the fourth to the 8 bit I/O bus which feeds the SSI and TSB ports and which is controlled by the Xilinx Gate Array.

The QPRAM is configured logically as 256 sample words of 32 bits each. It is divided into four "pages" of 64 samples each. The first three pages are used for the TSB interface and SSI output ports. The fourth page is further subdivided into two $16 \times 64$ bit input buffers which are filled by the SSI input ports.

The three ports connected to the DSP allow it to read or write a 24 bit sample in one access (with one wait state). The remaining 8 bits of each word in the QPRAM do not generally change with each sample and can be setup once during initialisation. The high order address bits are used to determine which bytes of the sample word in QPRAM are read or written by the DSP when it accesses the QPRAM.

On writes to QPRAM the data on the high 24 bits of the DSP data bus are written. On read cycles the high 24 bits of the data bus are driven by the QPRAM; the low 8 bits of the 32 bit integer field are set to zero by the Xilinx. The 8 floating point extension bits are not driven and will contain garbage.

The QPRAM has an access time of 35 nS , thus with a $33 \mathrm{MHz}(30 \mathrm{nS}$ ) system clock the minimum QPRAM cycle period is 60 nS .

### 14.2.4.2 Timesliced Bus Interface

The TSB provides a sample-synchronous bidirectional communication path between all DCCs in the system. In addition the sync card has an output-only TSB port which is used to transmit transport control commands to the DCCs.

The TSB is an 8 bit wide data bus (TD0..7) controlled by a single active low strobe line (*TSBEN). Each TSB cycle is 180 nS long and consists of a 60 nS enable phase followed by a 120nS data phase. The enable phase of a cycle may overlap the data phase of the previous cycle to give an effective cycle time of 120 nS for consecutive cycles.

During the enable phase *TSBEN is asserted by the TSB master for 60nS; this allows sufficient time for TSB receivers to synchronise *TSBEN to their 33 MHz clocks and initiate TSB
cycle processing. During the data phase the TSB data lines are driven for the full 120 nS and the data is latched by TSB receivers after nominally 90 nS . A large margin is allowed for synchronisation errors.

TSB cycles are grouped into sample "slots" of 3 cycles or 24 bits each (MS byte first). The slots are numbered sequentially starting from zero at the TSB trigger point. This is defined to be 7/8 of the way through a master clock sample period (which is the point at which the SSI transmitter logic begins fetching the first byte for the next sample). The TSB trigger point is common to all cards in the system since it is synchronised to the master clock.

At any given time the TSB may be either active or idle; when the TSB is active one card (the TSB Master) is transmitting to the TSB and all others are receiving. Each card is allocated a certain number of slots during which it is the master, and begins transmitting as soon as the appropriate slot number is reached; thus no common timing or arbitration logic is required. Once all cards have transmitted their data (ie there is no card programmed to become master at the next slot) the TSB becomes idle until the next TSB trigger point.

It is up to the controlling software to ensure that allocated slot numbers do not overlap (which would result in a bus collision) and that there are no gaps (which would cause the TSB to become prematurely idle, since no card would assume mastership). One card on the TSB must be programmed to be "first master", in which case it assumes mastership of the TSB immediately after the TSB trigger point. If a sync card is present then it will generally be the first master, however a DCC can also be programmed to be first TSB master if required.

Although the TSB cycle timing is derived from the 33 MHz clock on each DCC (which is in turn synchronised to the 3.3 MHz system global SCLK signal), the inter-cycle timing is determined solely by the current TSB master. TSB receivers do not make any assumptions about when to expect the next TSB cycle, and process the incoming data and strobe signals as completely asynchronous (to the on-board 33MHz clock). Slot numbers are determined "on the fly" by counting TSB cycles.

The TSB data bus is connected to a 74F652 bidirectional data latch on the DCC. Data is transferred to and from the QPRAM under control of the Xilinx.

Data is stored in QPRAM according to TSB slot number. Thus the array of data in QPRAM is referred to as the "TSB image", since it represents a snapshot of all data transferred over the TSB during a given sample period.

There are three complete TSB images in QPRAM, referred to as the PREVIOUS, CURRENT and NEXT pages. Data transfers to and from the TSB always access the CURRENT page. At the TSB trigger point the three pages are rotated so that CURRENT becomes PREVIOUS and NEXT becomes CURRENT.

Data written by the DSP to the NEXT page during the current sample period will be transmitted over the TSB during the next sample period. The PREVIOUS page contains a complete image of all TSB transfers performed during the previous sample period, including the data written by this DSP to the NEXT page two sample periods ago.

This allows the TSB image in the PREVIOUS page to be processed by software without regard to the source of the data.

The DSP should not access the CURRENT page because the data is changing and will be meaningless. In addition, care must be taken to ensure that the DSP is not accessing the TSB image at the TSB trigger point. In practice this is achieved by doing all TSB image accesses in the master sample interrupt handler; the interrupt is also generated at the TSB trigger point.

The DSP can determine the current page by reading the Xilinx status register. This must also be synchronised with the sample interrupt to ensure valid data.

Each TSB image in the QPRAM is 64 samples long; however the last four slots of each page are used by the SSI output ports and should not be used for TSB transfers; thus a maximum of 60 TSB slots can be supported by the hardware.

TSB transfers always access the high 24 bits of the 32 bit sample in QPRAM (byte offsets 0,1 and 2 ). The low byte remains unchanged.

Each change of TSB mastership incurs a dead period of 180 nS . The sync card requires about 250 nS after the TSB trigger point to get going. Thus assuming a maximum sample rate of $48 \mathrm{k}+15 \%$ and 6 changes of bus mastership (sync card \& 6 DCCs) we can calculate the guaranteed minimum number of TSB slots available as (1000000/(48*1.15)-250-180*6) / (120 * 3 ) $=46$ slots.

### 14.2.4.3 Synchronous Serial Interface (SSI) Ports

There are two SSI stereo input ports and two SSI stereo output ports. Each port consists of three balanced (RS422) signals: data, bitclock and wordclock. The rising edge of wordclock begins a new sample period, during which 64 bits of data are transmitted on the data line. Data is clocked out of the transmitter on the rising edge of bitclock and latched by the receiver on the falling edge.

The 64 data bits encode two sample values; one for the left channel and one for the right channel. Various data formats are possible; the format used by the DIO card encodes the left sample MSB first in the first 32 data bits and the right sample in the second 32 data bits. Thus during the left sample period wordclock is high, and during the right sample period low. In general samples contain less than 32 significant bits; the unused bits are set to zero.

Each output port on the DCC consists of a 74LS597 double buffered 8 bit shift register feeding an MC3487 RS422 transmitter. Since all MFX3 outputs are synchronous only one pair of timing signals is used for both output ports. The bitclock is replaced by the master clock 256 * Fs timing signal.

Each input port consists of an MC3486 RS422 receiver followed by a 74F595 double buffered 8 bit shift register.

Data transfers between the QPRAM and the SSI ports are controlled by the Xilinx. The data transfer to or from the holding register of the shifter takes place whilst the previous 8 bits are being shifted out or the next 8 bits shifted in. Thus a full 8 bit period (at least 2.2 uS ) is available for the data transfer.

### 14.2.5 Xilinx Gate Array

The Xilinx Gate Array on the DCC is responsible for controlling the operation of the serial interface ports, timesliced bus and quad-port RAM by generating the appropriate control and address signals. In addition the low 16 bits of the data bus (integer field) are driven low by the Xilinx during DSP reads from waveform memory.

The Xilinx configuration program is loaded serially via the DCC control latch which sits on the waveform bus. The DSP has no access to this control latch.

The following description refers to the $\mathrm{X1}$ program which is used for MFX3 ${ }^{\text {plus }}$ operation.


### 14.2.6 Xilinx Configuration Program X1

### 14.2.6.1 General

The X1 program's main function is to control the flow of data between the QPRAM and the I/O devices (SSI shift registers and TSB data buffer). The 33 MHz system clock is used as the primary global clock signal. To achieve reliable operation at this speed very heavy use is made of pipelined synchronous logic. Almost all logic stages contain only one level of CLBs between registers.

The X1 program contains a number of interconnected functional blocks which correspond to the source files (sub-sheets):

Control/Status registers
DSP data bus interface
SSI transmitter control
SSI receiver port A control
SSI receiver port B control
SSI receiver port A/B multiplexing
TSB control
TSB address generation
QPRAM arbitration \& timing
QPRAM control signal generation
QPRAM address multiplexing
QPRAM address bus interface

### 14.2.6.2 Control/Status Registers

DSP data bus interface
This section includes the interface to the DSP control and address signals.
The main control register provides the following functions:
TSB Mastership Start Slot Number minus one 6 bits
TSB Mastership End Slot Number 6 bits
TSB First Master Enable 1 bit
SSI Transmitter Direct Read 1 bit
Master Clock DIO Slave Enable (inverted) 1 bit
Master Clock DIO Master Enable 1 bit

The auxiliary control register provides the following functions:
QPRAM Enable 1 bit
There are two status register locations which access respectively the A and B SSI receiver ports. The high bits of the status register are common to both locations:

$$
\begin{array}{ll}
\text { SSI receiver port A/B timing } & 10 \text { bits (A/B) } \\
\text { TSB current page number } & 2 \text { bits (common) } \\
\text { Sync input } & 1 \text { bit (common) }
\end{array}
$$

Control logic decodes the DSP address and control lines and generates clock signals for the two
control registers and output enables for the status registers. The DSP data bus is driven by the Xilinx in four modes:

Status register A read Status register B read Waveform RAM read QPRAM read
assert D15.. 0 with RX port A status assert D15..0 with RX port B status assert D15.. 0 with zero data assert D7.. 0 with zero data

### 14.2.6.3 SSI TRANSMITTER CONTROL

Most of the transmitter logic is common to the two output ports since all MFX3 outputs are synchronised to the common master clock.

There are two modes of operation for the transmitter ports. When DIRECT mode is selected data is read from the SSI transmitter locations in QPRAM and loaded directly into the shift register chips. In INDIRECT mode the data read from the SSI transmitter locations in QPRAM is latched and then used to address QPRAM in a second cycle. The data read in the second cycle is loaded into the shift register chips.

The first cycle (and only cycle in DIRECT mode) always accesses fixed locations in the CURRENT page of QPRAM; the second cycle accesses the PREVIOUS page. The fixed locations accessed by the first cycle are:

| slot number | transmitter channel |
| :--- | :--- |
| 60 | port A left side (first 32 bits) |
| 61 | port A right side (second 32 bits) |
| 62 | port B left side (first 32 bits) |
| 63 | port B right side (second 32 bits) |

INDIRECT mode allows the SSI transmitter locations in QPRAM to be programmed with the TSB slot numbers from which data is to be transmitted. Thus data transmission from an arbitrary TSB slot is achieved without intervention from the DSP.

The high 6 bits of the indirect address specify the slot number from which data is to be read; the low 2 bits specify the byte within the 32 bit sample word for the specified slot.

The SSI transmitter logic receives as input the two master clock signals FS256 and WCLK. FS256 is divided by 4 yield the bit clock for the transmitter shift registers. After eight bit clocks the signal TBYTE is asserted to transfer the next byte from the holding register into the shift register. The trailing edge of TBYTE is synchronised and latched to generate the transmitter request signal TREQ.

Once asserted, TREQ remains active until both transmitter ports have been serviced. This requires 2 QPRAM cycles in DIRECT mode and 4 QPRAM cycles in INDIRECT mode.

The SSI transmitter logic is also responsible for generating the TSB trigger signal and DSP interrupt at the $7 / 8$ point in the master clock sample period. The interrupt line is asserted for 60nS.

### 14.2.6.4 SSI receiver port A control

SSI receiver port B control
SSI receiver port $\mathrm{A} / \mathrm{B}$ multiplexing
Each receiver port takes two inputs - word clock and bit clock - and generates a byte strobe to
transfer data from the shift register to the holding register at the end of each byte. At this time a QPRAM request is also asserted to transfer the data into the receiver queue in QPRAM.

The receiver queue contains $16 \mathrm{~L} / \mathrm{R}$ pairs of samples, which allows the DSP to read input samples from QPRAM in a block for greater efficiency. The current queue pointer can be read from the status register.

The receiver ports are in general asynchronous to the master clock. In order for the DSP to implement the sample rate conversion (SRC) algorithm the ratio of the receiver sample rate to the master clock sample rate is required. This is measured by latching the values of the receiver bit counter and queue pointer at each TSB trigger point, which yields the required ratio to an accuracy of 10 bits maximum.

The receiver logic operates synchronously to the 33 MHz system clock, so that the latching of the bit counter and queue pointer values is not subject to race conditions.

### 14.2.6.5 TSB CONTROL

The TSB control logic operates in either TSB master mode or as a TSB slave (receiver).
In slave mode the incoming TSB enable strobe *TSBEN is synchronised to the local 33 MHz clock and generates TCLKI which latches the TSB data during the data phase, and the internal QPRAM request signal TSREQ.

When TSBEG is asserted by the TSB address generator logic the TSB controller enters master mode at the beginning of the next slot. In master mode QPRAM requests are generated automatically and *TSBEN is driven onto the TSB.

The assertion of TSEND causes slave mode to be reentered at the end of the current slot.
If the TSFIRST control bit is set then master mode is entered immediately after the TSB trigger occurs.

### 14.2.6.6 TSB address generation

The TSB address counter is cleared by the TSB trigger pulse (TSTRIG) and incremented after each TSB cycle. The two low bits of the counter are the byte address within the slot and are incremented modulo 3 , since the TSB transfers three bytes per slot.

Two address comparators generate signals to control entry and exit from TSB master state. TSBEG is asserted during the slot prior to the first master slot; TSEND is asserted during the last master slot.

TSTRIG also causes the current page counter (TSCUR0..1) to be incremented modulo 3.

### 14.2.6.7 QPRAM arbitration \& timing

QPRAM cycles are 60 nS long and can begin at any 30 nS system clock interval.
The QPRAM arbitration logic is primarily concerned with servicing TSB requests, since the TSB is the highest bandwidth I/O device. Other I/O devices are "slotted in" between TSB cycles. Since the TSB can generate a request every 120 nS it will consume on average half of the available QPRAM bandwidth. However because the incoming TSB cycles are processed asynchronously we must assume a worst case scenario in which every second TSB cycle "slips" 30 nS , which will result in only one quarter of the QPRAM bandwidth remaining for other devices. This means in effect one SSI cycle every 240 nS . This is still adequate to support both SSI output ports operating in indirect mode at $48 \mathrm{kHz}+15 \%$ and both SSI input ports operating at a
sample rate well above 48 kHz .
There are four sources of QPRAM requests which are prioritised as follows (highest to lowest):

## TSB

SSI receiver port A
SSI receiver port B
SSI transmitter
TSB requests are handled differently in that a pending TSB request prevents any other QPRAM request from being recognised in the 30 nS preceding the TSB cycle. This ensures that TSB QPRAM cycles are never delayed by other requests, which would cause TSB data to be lost.

All three SSI requests undergo an extra level of pipelining in which arbitration is performed and a combined SSI request signal generated.

### 14.2.6.8 QPRAM address multiplexing

The QPRAM address multiplexor selects the appropriate address to be output to QPRAM according to the type of the current cycle. Addresses for the SSI receiver channels are premultiplexed and pipelined; this allows the final multiplexor stages to be implemented in one CLB level by reducing the number of inputs to each multiplexor.

### 14.2.6.9 QPRAM CONTROL INTERFACE

## QPRAM address bus interface

All control and address outputs are pipelined using the IOB output registers to ensure that internal routing \& propagation delays do not affect external timing. All control signals are asserted for the duration of the QPRAM cycle ( 60 nS ) with the exception of the write enable signal *QWR, which is asserted for 30 nS in the middle of the cycle. This ensures that the setup and hold requirements of the QPRAM part are met on write cycles.

### 14.2.6.9.1 QPRAM Cycle Descriptions

TSB Slave:
A9-A8 current page (0..2)
A7-A2 slot number
Al-A0 byte within sample (0..2)
assert TSENI, *QCE, *QWR(30nS)
TSB Master:
A9-A8 current page (0..2)
A7-A2 slot number
Al-A0 byte within sample (0..2)
assert TCLKO, *QCE, *QRD

SSI RXA/B:

| A9-A8 | all ones |
| :--- | :--- |
| A7 | port A $=>0$, port $\mathrm{B}=>1$ |
| A6-A3 | RX queue pointer ( $0 . .15$ ) |
| A2-A0 | byte within sample period (0..7) |
| assert ${ }^{*}$ RENBA/B, ${ }^{*}$ QCE, ${ }^{*}$ QWR(30nS) |  |

SSITXA/B Direct:
A9-A8 current page (0..2)
A7-A4 allones
A3 port $\mathrm{A}=>0$, port $\mathrm{B}=>1$
A2-A0 byte within sample period (0..7)
assert TLDA/B, *QCE, *QRD
SSI TXA/B Indirect Address Fetch:
A9-A8 current page (0..2)
A7-A4 all ones
A3 port $\mathrm{A}=>0$, port $\mathrm{B}=>1$
A2-A0 byte within sample period (0..7)
assert NCLK, *QCE, *QRD
SSI TXA/B Indirect Data Transfer:
A9-A8 previous page (0..2)
A7-A0 tristate
assert TLDA/B, *QCE, *QRD, *NOE (enables indirect address onto A7-A0)

### 14.2.7 Additional References

ADSP-21020 User's Manual (Analog Devices)
ADSP-21020KG-133 Data Sheet (Analog Devices)
XC3042-125 Data Sheet (Xilinx)

### 14.3 ESPDCC ID Switch Settings

Each DCC is addressable to the waveform bus by means of a physical dip switch on the upper right hand side of the card. See the photograph below to locate the address switch.


The addressing is binary, meaning that the switches represent binary values of zero and one, making the first decimal value zero. The MFX3Plus has only enough physical room for eight DCCs in the digital rack. Therefore, addresses 0-7 are all we need to concern ourselves with here. Binary 7 can be expressed in three digits, meaning that only switch numbers one two and three are used.

Set the switches on each DCC according to its location in the MFX Rack or Mini as per the table below. Take notice that the DCC that is addressed to zero must have two TSB Terminating resistor packs installed in locations RN1 and RN3.
14.3.1 DCC Addressing Table

| Decimal <br> Address | Binary <br> Address | Switch 1 | Switch 2 | Switch 3 | Rack Slot <br> /Mini Slot |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 000 | OFF | OFF | OFF | $9 / 3$ |
| 1 | 001 | ON | OFF | OFF | $8 / 2$ |
| 2 | 010 | OFF | ON | OFF | 7 |
| 3 | 011 | ON | ON | OFF | 6 |
| 4 | 100 | OFF | OFF | ON | 5 |
| 5 | 101 | ON | OFF | ON | 4 |
| 6 | 110 | OFF | ON | ON | 3 |
| 7 | 111 | ON | ON | ON | 2 |

### 14.3.2 DCC Termination

The DCC at address 0 (located furthest from the Sync Card) should have termination resistors installed as follows:


### 14.4 ESPDCC Field Diagnostics

These diagnostics will check the features of the card and report any errors.
Multiple cards may be concurrently checked if S1 (DIP SWITCH) is set to a different address for each card. Cards are addressed as the binary code on S1 where switch 1 is the least significant bit. Further information on dccdiag is printed if invoked with:

```
dccdiag -?
```


### 14.4.1 Diagnostic test procedure

1. Install the TSB cable and DIO cable to the card.
2. If the TSB cable is not connected to the SC, then JP7 must be installed.
3. Turn on system.
4. When at \# prompt, run the DCC diagnostics by typing the following:
```
dccdiag <return>.
```

5. Check 1st line of diagnostics:
6. "Wram size $=$ ", is the correct size for the card eg. 6 MB for DCC6 or 8 MB for DCC8.
7. Check if any errors occur and note what they are, eg. Iram-wx: wa orWram-wx: wa etc.
8. Use of further diagnostics and testing will be required if errors are found.

### 14.4.2 ESPDCC Diagnostic Program

DCCDIAGV2.01

| Options: | $-c=<$ num $>$ | Only Test card <num $>$ (default all cards) |
| :--- | :--- | :--- |
|  | -e | no error abort |
|  | $-\mathrm{e}=$ num | error abort limit (default 1) |
| -g | run JTAG bus banging test $<$ forever> |  |
| -m | boot DCC from IRAM (default WRAM) |  |
| -j | include JTAG bus integrity tests |  |
| $-\mathrm{q}\{\mathrm{q}\}$ | quiet mode |  |
| -r | repeat indefinitely |  |
| $-\mathrm{r}=<$ num $>$ | Repeat <num $>$ times |  |
| -s | load random seed from time of day |  |
| $-\mathrm{s}=<$ num $>$ | specify initial random seed $<$ default 41> |  |
| $-\mathrm{v}\{\mathrm{v}\}$ | verbose mode |  |
| $-\mathrm{w}\{\mathrm{Z}\}$ | include WRAM tests |  |
| $-\mathrm{z}\{\mathrm{z}\}$ | Debug Mode |  |

Test options <all tests if none specified>

| -a | do JTAG test |
| :--- | :--- |
| -t | do interrupt tests |
| -i | do WX - IRAM test |
| -w | do WX - WRAM test |
| -x | do XILINX test |
| $-j$ | do DCC - IRAM test |
| -f | do foreground WRAM test |
| -b | do background WRAM test |
| -d | do foreground write background read test |
| -p | do QRAM tests |

Sample of the screen view after running DCCDIAGV2.01 with no errors:

```
WRAM test size = 6M or 8M
Testing Card <num> (shows number of cards to be tested)
Test bus integrity via JTAG
Test DSP -> WX interrupt via JTAG
Test WX -> DSP interrupt via JTAG
Test IRAM - WX: WA
Test IRAM - WX: RN
Test WRAM - WX: WA
Load XILINX
Test IRAM - DSP : FFFFFFFF/00000000
Test IRAM - DSP : 55555555/AAAAAAAA
Test IRAM - DSP : WA
Test IRAM - DSP : RN
Test IRAM - DSP : 55555555/AAAAAAAA & WX: WA
Test IRAM - DSP : 55555555/AAAAAAAA & WX: RN
Test IRAM - DSP : RN & WX: RN
Test WRAM - DSP : FOREGROUND: 5555/AAAA
Test WRAM - DSP : FOREGROUND: WA
Test WRAM - DSP : FOREGROUND: RN
Test WRAM - DSP : FOREGROUND: RN & WX: WA (SAME BANK)
Test WRAM - DSP : FOREGROUND: RN & WX: WA (SEPARATE BANKS)
Test WRAM - DSP : FGWRITE/BGREAD: RN
Test WRAM - DSP : FGWRITE/BGREAD: WA
Test WRAM - DSP : FGWRITE/BGREAD: WA & WX: WA (SAME BANK)
Test WRAM - DSP : FGWRITE/BGREAD: RN & WX: WA (SAME BANK)
Test WRAM - DSP : FGWRITE/BGREAD: WA & WX: WA (SEPERATE BANK)
Test WRAM - DSP : FGWRITE/BGREAD: RN & WX: WA (SEPERATE BANK)
Test WRAM - DSP : BACKGROUND: AAAA/5555
Test WRAM - DSP : BACKGROUND: 5555/AAAA & WX: WA (SAME BANK)
Test WRAM - DSP : BACKGROUND: 5555/AAAA & WX: WA (SEPERATE BANK)
Test QRAM - HIGH 24 BITS : 555555/AAAAAA
Test QRAM - HIGH 24 BITS : RN
Test QRAM - LOW 24 BITS : 555555/AAAAAA
Test QRAM - LOW 24 BITS : RN
```


### 14.4.3 DCC PLL Adjustment

1. Insert extender card into a vacant DCC slot.
2. Insert DCC card to be tested into extender card.
3. Turn on unit.
4. Set DVM to DC volts 20v range. Setup PLL as follows:
5. Measure the DC voltage between test points TP 9 \& TP 10 (pins 8 and 7 of U26).
6. Adjust C13 (6-45pf variable capacitor) for a voltage of 1.8 v to $2.3 \mathrm{v} \mathrm{DC}(2-2.1 \mathrm{v}$ dc nom). This adjustment is critical. If when adjusting, the voltage is very unstable and hard to get in the 2-2.1v range, replace the cap. When adjusting the cap, the change in voltage should be smooth with no major changes in level.
7. Turn off unit.
8. Remove extender card and re-insert DCC card into unit.

### 14.4.4 DCC Led Indicators

The DCC Leds diplay the following signals:

| RESET | Reset |
| :--- | :--- |
| LWIRQ | IRQ to WFM |
| MASKA | Accessing DCC WRAM |
| WACCL | WFM to DCC |
| DACC | DCC to DRAM |
| IRQ0 | IRQ to DCC |
| MSTR | Card selected as AES input sync source |
| FLAG0 | Debug - shows 'in play' |

### 14.4.5 DCC Debug Masks

Errors generated by the DCCs will produce a hexadecimal value identifying the card(s) which produced the problem. These errors are displayed at the top of the MFX screen or on the Blue <z> debug page.

To generate the mask value, each card is represented by a bit, with the resulting byte being derived by 'OR ing' all the DCC mask bits. The values are as follows:

| DCC | $\underline{\text { Mask }}$ | $\underline{\text { Hex }}$ |
| :--- | :--- | :--- |
| DCC 0 | 00000001 | H01 |
| DCC 1 | 00000010 | H02 |
| DCC 2 | 00000100 | H04 |
| DCC 3 | 00001000 | H08 |
| DCC 4 | 00010000 | H10 |
| DCC 5 | 00100000 | H20 |
| DCC 6 | 01000000 | H40 |
| DCC 7 | 10000000 | H80 |

For example, if an error produces a mask value of H04, the 3rd DCC (DCC 2) reported the fault. If a mask value of H3f is reported, it came from all six DCCs of a 24 track MFX.

See section 14.3 for more details on DCC addressing.

### 14.5 ESPDCC Schematics

### 14.5.1 ESPDCC Interconnecting Diagram



### 14.5.2 DSP and SRAM


14.5.3 Waveform Bus Interface, PLL Clock


### 14.5.4 Control Logic


14.5.5 WS Interface SRAM


### 14.5.6 Waveform RAM Interface


14.5.7 Waveform RAM 8MB


### 14.5.8 Serial I/O and TSB Interface


14.5.9 Timesliced Bus and Serial Interfaces

$m\left\{x_{3}{ }^{w}\right.$

### 14.5.10 PCB Extras



### 15.0 ESPDIO Digital I/O Card



### 15.1 ESPDIO Block Diagram



### 15.2 ESPDIO Circuit Description

### 15.2.1 CPU Operation

*PDRST U10/17(68HC11) Power down reset, approx 350 mS low pulse. Test by shorting JP5. 6M144 U10/7 ( $68 \mathrm{HCl1}$ ) 6.144 MHz CPU crystal clock input E U10/5 ( $68 \mathrm{HCl1}$ ) 1.536 MHz ( 6 M 144 / 4) CPU clock. Always present when 68 HC 11 operational. AS U20/11(74HC373) 163nS high, 488nS low. Always present when $68 \mathrm{HCl1}$ operational.

The 68 HC 11 has a multiplexed address and data buss. When AS is high, D0-7 hold the lower address lines A0-7 which are latched on falling AS by U20 (74HC373). Write data from the CPU is valid at the rising edge of E , and remains valid while E is high. Read data is latched by the CPU on the falling edge of $E$.

### 15.2.2 Booting Procedure

1. Read reset vector from addresses $\$$ FFFE and $\$$ FFFF from eprom (*ROM asserted). The byte read from $\$$ FFFE should be $\$ E 0$. The byte read from $\$$ FFFF will depend upon the eprom revision.
2. Read $\$ 0 \mathrm{~F}$ from the eprom (at the reset vector). This is the first instruction (disable interrupts).
3. 

Read from *RAM.
Read from *DIGIN0.
Read from *DIGIN1.
Read from *DIGOUT0.
Read from *DIGOUT1.
Read from *CTRL.
Read from *ACIA.
Read from *ROM.
4. Some initialisation occurs for approx 100 uS which depends on the eprom revision. There will be activity on all DECODE pal outputs.
5. Once the initialisation is completed, *ROM and *ACIA signals will be strobing.

### 15.2.3 Соmmunications to SC.

The SC controls the DIO via a multidrop RS422 interface. The DUART on the SC has serial port $B$ dedicated to this purpose.

The transmit to the DIO is sent via the TSB cable to every DCC. The DCCs directly connect the transmit to the 26way connectors to their correcsponding DIO module. All DIO modules
receive the same data.
The receive lines are similarly bussed, however, only one DIO will transmit on this line at any one time. Pullups on the SC hold the line in the idle state (input to duart is high) when no card is transmitting.

As the transmit to the DCC is bussed, each DIO card has a TXEN transmit enable signal which is asserted only during its own transmission.

After the DCCs have been initialised in MDR, the DIO cards are initialised. During this sequence the third from top led on the DCC will light for 200 mS on each DCC in succession. If the LED stays on for longer then the corresponding DIO is not responding correctly. During the period the LED is on, the corresponding IOSYNC line will be asserted on the 26 way cable to the DIO.

### 15.2.4 DIO соmmands

The DIO cards can communicate to the SC via the DCCs and via a debugging serial port on the DIGITAL IO connector (pin 2 TX from DIO, pin 20 RX to DIO, pin 1 GND). Communications are monitored on both ports to allow in-system debugging. The protocol on both communication paths are identical, except for the RESET command which is always serviced from the debugging serial port. These ports operate at 19200 baud, 8 bits, 1 stop bit, no parity.

Commands are ascii characters, and the parameters are sent as ascii encoded hex. This allows debugging using only a serial communication program. The basic format of commands is:

```
<command character> <mask> <parameters> ...
```

The <command character> is one for the commands listed below. The <id> is a 2 ascii code byte mask of cards to execute the command. Each card is given its own identification during the RESET command which should have only one bit set. The DIO cards all listen to commands but only process them if the logical AND of the <mask> and their own identification is non-zero. All parameters are 2 ascii character encoded bytes. For some commands, ascii encoded data is returned - in this case only one card should be selected for the command to stop transmission contention.

The exception to the command format above is the RESET command which is of the format:
IOSYNC=HIGH <reset command> <id> \{<reset command> echoed by DIO\}
When the DIO receives the RESET command it is immediately processed and previous commands are aborted. The card which has its IOSYNC line asserted will set its identification to <id> and echo the RESET command character.

Like the RESET command, a STATUS command may be issued at any time. STATUS returns the following codes:

| \# | illegal command recevied |
| :--- | :--- |
| $?$ | illegal parameter received |
| $!$ | communications error |
| <command character> | last successfully executed command |

Once one of the error conditions occur (\#,!?), the DIO will stop processing commands until a STATUS or RESET command. The STATUS command will echo the error code and resume processing commands. If a second STATUS command is issued, the status command itself will be echoed indicating the last successful command.

Command format

| Key: |  |  |
| :--- | :--- | ---: |
| <mask> | card selection mask | (2 ascii digits) |
| <id> | card identification | (2 ascii digits) |
|  | only one bit set in byte |  |
| <addr> | 16 bit address | (4 ascii digits) |
| <data> | 8 bit data | (2 ascii digits) |
| <string> | $\$$ terminated ascii string |  |
| $\{\ldots .\}$. | echoed data by DIO |  |
| $[\ldots]$. | software equate names |  |

## RESET

IOSYNC Z <id> $\{\mathrm{Z}\}$
Abort any command processing. If IOSYNC is asserted to card, set card identification to <id> and echo Z. This command
must be issued before any other command.

## STATUS

$\wedge$ <id> \{\#,?,!,last successful command code\}
Abort any command processing. Return the current status code. If a command is aborted, either \# or ? will be returned to indicate where command was interrupted. Normally, this command is issued when it is thought that the DIO is not processing a command to check that the protocol is in sync. Only one card should be selected by <id>.

READ
R <id> <addr> \{<data>\}
Read <data> from address <addr>. Only one card should be selectedby <id>.
WRITE

> W <mask> <addr> <data>

Write <data> to address <addr>
JUMP

J <mask> <add>
Jump to address <addr> and start execution.

## ANALOG INPUT LEVEL

L <mask> <input> <level>
Set analog input attenuator on <input> to <level>. <input> should be $0 . .3$, and $<$ level> is 00 ..FF in 0.5 dB steps where C 0 is 0 dB gain.

## INPUT SOURCE

I <mask> <port> <source>
Set input source on stereo pair <port> to <source>. <port> = 0
applies to inputs $0 . .1$, and $<$ port $>=1$ applies to inputs 2..3.
The possible <source> values are:
00 analog input from A/D converter [I_ADC]
01 AES digital input [I_AES]
02 SPDIF digital input [I_SPDIF]
Extra modes used for debugging:
03 AES input driven from
[I_XAES]
internal DIO crystal
04 SPDIF input driven from [I_XSPDIF] internal DIO crystal

## OUTPUT SOURCE

O <mask> <output>
Set output source on card to <source>. Possible values for

<source> are:
00 data from ESP-DCC card to output [O_DCC]
07 mute output [O_MUTE]
Extra modes for debugging:
01 from A/D converter (analog loopback) [O_ADC]
02 from digital in (digital loopback) [O_DIGIN]
03 Yamaha Interface +eve (yamaha loopback) [O_YAMP]
04 Yamaha Interface -ve (yamaha loopback) [O_YAMN]

SYNC (clocking) SOURCE

| S <mask> <source> |  |  |
| :--- | :--- | :--- |
| Set clocking sync source for card to <source>. Possible values |  |  |
| for <source> are: |  |  |
| 00 | from ESP-SYN card via ESP-DCC | [S_EXT] |
| 01 | from digital input port 0 | [S_DIG0] |
| 02 | from digital input port 1 | [S_DIG1] |
|  | Extra debugging modes: |  |
| 03 | from DIO crystal | [S_XTAL] |
| 04 | digital out from xtal,input from | [S_XDIG0] |
|  | digital in port 0 |  |
| 05 | digital out from xtal,input from | [S_XDIG1] |
|  | digital in port 1 |  |

## READ FROM EEPROM

N <id> <addr> \{<data>\}
Read <data> from DIO EEPROM offset address <addr>. Unlike writing to the EEPROM, this may be done as many times as you like.

## READ FROM EEPROM

M <mask> <addr> <data>
Write <data> to EEPROM address offset <addr>. This should be used sparingly as there is a 10000 write cycle life of the EEPROM.

GET ROM IDENTIFICATION STRING
X <id> \{<string>\}
Sends DIO BOOT ROM identification string and copyright information as a $\$$ terminated string.

ENABLE DEBUG PORT

+ <mask>
Enables debug printed during command processing to the debug port accessable to an external terminal or PC. As the output
data is buffered, characters can be delayed to the debug port. If the buffer is overrun, extra debug characters are lost.

DISABLE DEBUG PORT

- <mask>

Disable any debug output.
CALIBRATE ANALOG
~ <mask>
Reset and calibrate the A/D and D/A converters - this takes about 200 mS to complete. This command should be issued on
initialisation and whenever the sample clocks are changed. The
calibration resets the $\mathrm{A} / \mathrm{D}$ and $\mathrm{D} / \mathrm{A}$ processing and nulls
any DC offsets on the A/D converter.

## NO OPERATION COMMAND

* <id> \{*\}

Echoes its own command code as a protocol confidence check.
DOWNLOAD
_ <mask> <addr> <count> <data> ... <checksum>
Down load data stream of length <count> starting at address <addr>. <count> is a 4 ascii 16 bit count of data bytes to
follow. <checksum> is the modulo 256 sum of the data bytes. If the <checksum> does not correspond the the DIO calculation,
the error code is set to ?.

### 15.3 ESPDIO Diagnostics

DIO.EXE Digital IO/Analog IO
Interface Software for PC.

### 15.3.1 Introduction

DIO.EXE is a program to communicate and control the ESP-DIO Digital IO Card and ESP-AIO Analog IO Card. This program communicates via COM1 serial port to a debugging serial port on the ESP-DIO.

Cable connections

| IBM PC COM1 | ESP-DIO CN4 |
| :--- | :--- |
| $(9$ pin Dsub female $)$ | $(37$ pin Dsub male $)$ |
| 2 | 2 |
| 3 | 20 |
| 5 | 1 |

### 15.3.2 Command description

. All parameters are in HEX
. <port> = 0 for first stereo pair, 1 for second stereo pair

```
*
r <addr>
w <addr> <data>
~
s<source>
test synchronisation of interface to PC
read from <addr>
write <data> to <addr>
recalibrate ESP-AIO card (asserts CAL signal)
select clocking source
<source> clocking
0 ESP-SYN card
1 digital input 0
2 digital input 1
ESP-DIO internal crystal (48kHz)
digital input 0, digital out from internal crystal
5 digital input 1, digital out from internal crystal
```



### 15.3.3 Additional Information

If pins 8 and 15 are shorted on CN3 of the ESP-DIO, then the card clocks from the internal ESP-DIO crystal (48kHzx 256) and loops analog input to analog output with 0 dB gain.
twirlighte

### 15.4 ESPDIO Schematics



## twiminifut








TEST $=0$
NORMAL OPERATION
ROUTE CLOCKS FROM SYNC INPUT
TEST $=1$
TEST MODE
ROUTE CLOCRS FROM CRYSTAI
FDEN $=0$
NORMAL OPERATION
FDAA $={ }_{\text {A4 }}$
FDA4 $=6$ M144 ${ }_{\text {ROUTE }}^{\text {TEST MODE }}$ CLOCKS FROM CRYSTAL

twirchinft






## twimlinfte

### 15.5 ESPDO Schematics


fwirlighte




Sheet 5 Removed






（



等

อัำ
品 -1 艊号
$\square$ （4）$x^{1}$



### 16.0 ESPAIO Analog I/O Card



### 16.1 ESPAIO Block Diagram



### 16.2 ESPAIO Circuit Description

### 16.2.1. Introduction

The AIO card provides 4 channels of analog input and 4 channels of analog output. Each input channel has digitally controlled attenuators allowing gain to +30 dB and attenuation to 96 dB and mute.

The peak levels allowed on the card are +22 dBu based on +4 dBu nominal level and 18 dB headroom.

### 16.2.2. Power Suppiy

The $+/-15 \mathrm{~V}$ analog supply from the Analog Mother Board is regulated to $+/-12 \mathrm{~V}$ by U 1 and U2 for driving the input and output stage op-amps. The $+/-12 \mathrm{~V}$ supply is further regulated to $+/$ -5 V to supply the other analog devices.

### 16.2.3. Anlog Input stage

As each input channel in identical, channel 0 will be used as an example.
The balanced input (ADC0+, ADC0-)is unbalanced by U17 (AD797 or OP27) and attenuated by $14.3 \mathrm{~dB}(+22 \mathrm{dBu}$ peak input attenuated to $+7.7 \mathrm{dBu})$. This signal is then fed into U10 (CS3310) digitally controlled attenuator and finally filtered by R10 (51R) and C64 (10nF) to become AIN0. Diodes D7,D8 (1N4148) protect the inputs of the A/D converter.

The CS3310 digital attenuators are controlled by serial lines driven by the 68HC11 CPU on the DIO. *MSEL is asserted when the CPU writes to the chips, and the MSCLK and MSDATA are to clock and serial data respectively. MDATA is received by U10 which takes is data and feeds extra data out MSDATA0 which is passed to U10. This allows one serial data stram to control both attenuators.

### 16.2.4. A/D Conversion

CS5328 18bit stereo 64 times oversampling delta-sigma converters are used for input conversion. The output of these converters is in three wire serial format where SWCLK is the sample rate word clock (high = LEFT sample, low = RIGHT sample), SBCLK is the 64Fs bit clock, and ADDATA0..1 is the serial audio data. SACLK is a 256Fs clock synchronous to SWCLK used to internally clock the A/D conversion process.

The LCAL signal is used to recalibrate the inputs to the chip to remove DC offsets and reset the chip. This signal is asserted by the DIO CPU upon power-on and whenever the samplerate or sync source changes in the disk recorder. LCAL is synchronised to SWCLK by U6 (CRYSTAL pal) as required by the A/D converters.

### 16.2.5. D/A Conversion

CS4328 18bit stereo 16 times oversampling delta-sigma converters are used for output conversion. The input to these converters is in three wire format where DAWCLK0..1 is the sample rate word clock, DABCLK0.. 1 is the 64 Fs bit clock, and DADATA0.. 1 is the serial output data. DA256FS0.. 1 is used to clock the internal conversion process.

### 16.2.6. Analog Output Stage

As all output channels are identical, channel 0 will be used as an example.
The analog output from the D/A converter AOUT0 is gained by U21 (AD797 or OP27) for a peak output of +22 dBu . U25 (SSM2142) electronically balances the output. If one side of the output is shorted to GND, the other side will gain by +6 dB to compensate. The bipolar capacitors protect the output against large DC offsets (e.g. phantom power).

### 16.2.7. Testing information

If pins 8 and 15 of CN3 on the DIO are shorted, then the analog input is routed to the analog output with the digital attenuator set to 0 dB gain.

### 16.3 ESPAIO Schematics







twirlinkt
(



### 16.4 ESPAO Schematics







Sheet 7 Removed


### 17.0 ESPSYN Sync Card



### 17.1 ESPSYN Block Diagram



### 17.2 ESPSYN Diagnostics

### 17.2.1 66MHz PLL

U44 (4044) provides the phase detection and voltage control. D2 (BB809 varactor) and components around Q1 (2N2369) form a voltage controlled Hartley oscillator. U45 (CLKGEN) divides 66M to produce SREF to feed back into U44 for phase comparison. When the PLL is locked, $\mathrm{U} 45 / 12$ should be high ( $*$ UNLOCKED $=1$ ) and UNLOCKED LED (bottom LED) should be off (NOTE: led will also be off if oscillator is not running). If the oscillator is operational and the UNLOCKED LED is on, then adjust C15 until UNLOCKED LED extinguishes.

## Signal states when operational

- U44/1 SCLK 100nS high/200nS low
- U44/3 SREF 100nS high/200nS low
- U44/5 1.8V
- U44/9 1.7V
- U44/8 2.03V
- D2/cathode 66MHz sine 0V to 4V
- Q1/base 66MHz sine -2.19V to 4.3V
- Q1/emitter 66MHz triangle pulse 0V to 3.3V
- U45/19 33MHz
- $\mathrm{U} 45 / 18$ 33MHz (inverse of $\mathrm{U} 45 / 19$ )
- U45/17 16 MHz


## SYNC PLL Adjustment

Note: ESPWX card must be installed. TSR and DCCs may be installed but are not necessary.

1. Turn off unit
2. Remove Sync card from unit
3. Insert extender card into unit in the slot the card came out of.
4. Insert Sync card to be tested into extender card.
5. Turn on unit.
6. Measure the DC voltage between U44 pin 8, and ground (frame ground is suitable). Adjust C15 (6-23pf variable capacitor) so the voltage at pin 8 is between 1.8 and 2.3 volts. This should correspond with the bottom led being dim.
7. Turn off unit.
8. Remove extender card and re-insert Sync card into unit.

The Oscillator should operate at about 68 MHz when U 44 is removed (i.e. feedback loop is open).

### 17.2.2 256x Wordclock crystals

(see sheet 2)

## Signal states when operational

- U35/12
8.192MHz
- U35/8
11.2783 MHz
- U36/12
12.2986 MHz
- U36/8
12.288 MHz


### 17.2.3 LED Indicators

The diagnostic LEDs indicate the following:

| RESET | Reset |
| :--- | :--- |
| HALT | Halt |
| INT TO SC | Interrupt to Sync Card |
| INT TO WS | Interrupt to Wave Exec |
| SC ACCESS | Syn Card Access to Shared DRAM |
| WS ACCESS | Wave Exec Access to Shared DRAM |
| INTACK | No Interrupts Pending |
| UNLOCKED | PLL Unlocked |

Upon reset, the RESET, HALT, and INTACK LEDs should be lit. Once the WS starts (allWS LEDs turn off), the screen will clear and the SC LEDs will show the INTACK LED lit, and the SHARE LED dim.

### 17.2.4 Shared memory

There is 8 MB of dram accessable by both the SC andWS. For both processors, the ram appears at $\$ 4800000-\$ 4$ FFFFFF. The shared memory interface operates at double the speed of the Waveform Buss with the first half cycle allocated to the SC, and the second half to the WS. If the WS is not accessing shared memory, then both halves are available to the SC.

When the SC is operational (i.e. the top two LEDs are off), the first 64 k of shared memory is used for communication between the WS and SC.

### 17.2.5 Sync card Test

1. Connect TSB cable and sync i/o cable
2. Boot system
3. Check unlock led

If on - adjust cl5 until dim (see Sync Card PLL adjustment sheet)
If off - restart system
4. Restart system
5. Press space bar at initial screen to display boot menu, you should have following menu:

6. Enter kmon30 on the sync card by typing:
kmon (enter kmon30 on the sync card)
7. The following should show on screen:

```
Sync Card Monitor Vxx.xx
6 8 0 4 0 ~ i s ~ R e a d y ~ . ~ . ~ . ~ . ~ 6 8 0 3 0 ~ i s ~ R e a d y ~ . ~ . ~ . ~ . ~
Fairlight E.S.P }68030\mathrm{ Monitor Vxx.xx
```

8. At " Q:" prompt, type:
z
(for sync card diagnostics)
Following should show on screen:
```
Sync Card Memory Tests Vx.xx
```

Features Enabled

Report Passes

Report Errors

Memory Tests Enabled
all

ADDRESS RANGE Start: 04900000 End: 04 f ff ff $<7 \mathrm{Meg}>$

SCDIAG>
9. For the memory tests, type the following at the scdiag> prompt for each test:

```
m 4900000-4ffffff (tests shared memory 7 meg)
    (1st 1M used for communications with WX)
m 1900000-1bfffff (tests local memory 3 meg)
    (1 }\mp@subsup{1}{}{\mathrm{ st }}1\textrm{M}\mathrm{ used for SC monitor)
```

these are continuous tests. To halt the tests - reset machine and start over

### 17.2.6 System tests

The following tests are to be made in playback and record.
Playback and record different projects with the following Sync's:

| Sync | INT | VIDEO | ABS | INPUT | WCLK |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  | 48 k | 25 pal | 48 k | 48 k | 48 k |
|  | 44.1 k | DF nsc | 44.1 k | 44.1 k | 44.1 k |
|  | 44.056 k |  | 32 k | 32 k | 32 k |
|  | 32 k |  |  |  |  |

also test the LTC generator

### 17.3 ESPSYN Sync Card Schematics






|  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
|  |  |  |  |  |




stiwlivat



timilighte.



|  |  |
| :---: | :---: |

### 18.0 ESPMIDI MIDI I/O CARd


18.1 ESPMIDI Block Diagram


### 18.2 ESPMIDI Diagnostics

### 18.2.1 Running Diagnostics

System must have an ESP-SYN Sync Card and cable connecting it to the ESP-MIDI Card.

| Type: | osk30 | enters OSK30 operating system |
| :--- | :--- | :--- |
|  | scdiag | start Sync Card diagnostics |
|  |  | (should get SC> prompt) |

### 18.2.2 MIDI PORTS

(1) Setup: Connect MIDI OUT A to MIDI IN A

Connect MIDI OUT B to MIDI IN B
Type: m
If successful, the display should show:
MIDI OUT MIDI IN


The xx digits should be incrementing and show the current value transmitted by each MIDI OUT port.
(2) Press q to exit diagnostic.

MIDI Generation
The diagnostic transmits the value in the Send field via the duarts at U 25 (for ports A,B). The data output rate generated from the MIDICLK ( 500 kHz ) signal which is divided by 16 in the duarts to produce the MIDI baud rate of 31.25 KHz . Midi data is transmitted and received as 8 bits, 1 stop bit and no parity.

As the Midi Processor (CMI28) can also use the MIDI output ports, the MOUTSELA..B signals are set low during the diagnostic so the Sync Card is driving the output.

## MIDI Receivers

MIDI received at the input ports are optically isolated by U1 to U4 (all PC900). The TTL outputs MIDIRXA..B are fed to the receive lines of duart U25 (68681) for the Sync Card.

Diagnostic Description

The possible status values displayed by the diagnostic are:
pass Current test value was sent/received correctly.
fail Current test value was not sent or a different
value was received.
.... No value has been received by the port.
I:nn Extra interrupt received with byte nn.
L:nn Lost interrupt, received byte was nn.
[nn] Incorrect value received.
The diagnostic transmits the value in the Send field by enabling transmitter interrupts from the duarts (*MIDIINT). As all duarts should be ready to transmit, the interrupt will be requested immediately by the assertion of *MIDIINT. The value to be sent will be written to the duarts and transmission begins. The diagnostic then waits for 20 mS which is more than adequate time for the byte to be transmitted and received. The receiver interrupt is then enabled which will immediately request an interrupt via the assertion of *MIDIINT as the byte has been received by the duart. The diagnostic then checks the received value for transmission integrity.

### 18.2.3 Video Sync input

(1) Setup: connect video source to VIDEO SYNC.

Type: vs
(2) Press q to exit diagnostic.

If successful the screen should show (assuming PAL input)
/ FRAME: 25.000 Hz HSYNC:15625.000Hz
Note that these values may vary slightly depending on the accuaracy of the video reference and sync card 12.288 MHz crystal.

Video Sync separation
The video signal fed into VIDEO SYNC is filtered by R1 (680R), C3 (470pF) and C2 (100nF) to remove any video signal and colour burst signal. This filtered signal is fed into the LM1881 (U5) sync separator chip to produce FRVIDEO and HSYNC.

## Diagnostic Description

The diagnostic controls SYNCSELO.. 3 to select the appropriate video signal to detect via U17,U16 (74HC251) to be fed as SIOSYNC to the sync card XILINX. Software writes a prescale value of 5 to the XILINX to divide SIOSYNC to a reasonable frequency. Once divided, the XILINX will generate an interrupt at level 6 . Between these interrupts, the period is counted by using the 12.288 MHz crystal as a reference to determine the input frequency.

### 18.2.4 DIP SWITCHES

(1) Setup: None

## Type: d

(2) Change each dip switch (S1) and check display shows state.
(3) Press q to exit.

Diagnostic Description
The diagnostic reads the status of the DIP switches via the 68681 duart at U24. Data read shows - (minus sign) when ON and _ (underscore) when OFF.
5. Bipolar Prom
(1) Setup: None

Type: bp
The diagnostics will display the contents of the bipolar PROM at U22 (82S123 32 bytes). If the PROM is empty, all data should be zero.
6. MFX RS422 Interface
(1) Setup: Install loopback connector between MFX cable and main frame. All connections are straight-thru except loop pins 5-6 and 17-18 at main frame end.
(2) Type: mfx

If successful, the display will show:
Send OUT IN
nn Pass Pass
(3) Press q to exit diagnostic.

MFX RS422 Transmit
The diagnostic transmits the value in the Send field via the duarts at U18 (port A). The data output rate generated from the duart crystal clock ACIACLK ( 3.6864 MHz ) signal which is divided by the duart to produce the RS422 baudrate of 38.4 KHz . Data is transmitted as MFXOUT and received as MFXRXD 8 bits 1 stop bit and odd parity. The duart data is converted to RS422 format by U35 (8921).

MFX RS422 Receive.
Data received is converted from RS422 by U35 (8921) and fed into the duart at U18 as MFXRX.

Diagnostic Description
The possible status values displayed by the diagnostic are:
pass Current test value was sent/received correctly.
fail Current test value was not sent or a different
value was received.
.... No value has been received by the port.
I:nn Extra interrupt, received byte nn.
L:nn Lost interrupt, received byte nn.
[nn] Incorrect value received.
The diagnostic transmits the value in the Send field by enabling transmitter interrupts from the duart (*SERINT). As the duart should be ready to transmit, the interrupt will be requested immediately by the assertion of *SERINT. The value to be sent will be written to the duart and transmission begins. The diagnostic then waits for 20 mS which is more than adequate time for the byte to be transmitted and received. The receiver interrupt is then enabled which will immediately request an interrupt via the assertion of *SERINT as the byte has been received by the duart. The diagnostic then checks the received value for transmission integrity.

### 18.3 ESPMIDI Schematics



| 1 | Y |
| :---: | :---: |





| Fair11ght ESP (c) 1995 Destgmed: Chris Alfred |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| ESP-MIDI MIDI/VIDEO CONNECTORS |  |  |  |  |
| $\underset{\text { B }}{\text { SIz }}$ Document Number |  |  |  | Rev |
|  |  |  |  | - |
|  |  |  |  |  |




261





### 19.0 ESPPLL Phase Lock Loop Card


twirlifint

### 19.1 ESPPLL Block Diagram



### 19.2 ESPPLL Diagnostics

### 19.2.1 Equipment required

3.5 digit digital voltmeter

100 MHz or better frequency meter

Example device
FLUKE

LEADER LDC823A

Test connectors for SIO

### 19.2.2 Setup

Shorting plug jumpers should be installed at:
JP1 ,JP8 ,JP9 ,JP10,JP11,JP12,JP13,JP14
JP15,JP16,JP17,JP18,JP19,JP20,JP21,JP22
JP4/13-14 JP4/15-16
Connect ESP-PLL to ESP-MIDI card installed to system, turn-on system.
Ensure the system does not boot to the disk-recorder.

### 19.2.3 VITC reader alignment

Please note that this is currently not supported.
(see schematic io.sch)
Connect voltmeter +ve to TP1.
Connect voltmeter -ve to TP2.
Adjust VR1 for $350 \mathrm{mV}+/-10 \mathrm{mV}$. [340mV to 360 mV ]

### 19.2.4 PLL LOW fREQUENCY CHECK

(see schematic videopll.sch)
Connect frequency meter GND to TP15.
Connect frequency meter probe to TP7.
Check frequency is $18 \mathrm{kHz}+/-1 \mathrm{kHz}$.
[ 17 kHz to 19 kHz ]
NOTE: The low frequency checks for the PLLs are only approximate and will drift with temperature, however, they should be in the range specified. These checks are included as a quick way of checking the components around each PLL are correct.

### 19.2.5 FRAME PLL Low frequency check

Connect frequency meter GND to TP16.
Connect frequency meter probe to TP8.
Check frequency is $60 \mathrm{kHz}+/-5 \mathrm{kHz}$. [ 55 kHz to 65 kHz$]$

### 19.2.6 32kHz PLL low frequency check

Install shorting plugs JP6/5-6, JP6/11-12, JP6/15-16.
Connect frequency meter GND to TP17.
Connect frequency meter probe to TP3.
Check frequency is $6.5 \mathrm{MHz}+/-0.5 \mathrm{MHz}$. [6.0MHz to 7.0 MHz ]
Connect frequency meter probe to TP4.
Check frequency is $25400 \mathrm{~Hz}+/-1900 \mathrm{~Hz}$. [ 23500 Hz to 27300 Hz ]
Remove shorting plugs from JP6.

### 19.2.7 44kHz PLL low frequency check

Install shorting plugs JP6/3-4, JP6/11-12, JP6/15-16.
Connect frequency meter GND to TP18.
Connect frequency meter probe to TP3.
Check frequency is $9.5 \mathrm{MHz}+/-0.5 \mathrm{MHz}$. [ 9.0 MHz to 10.0 MHz ]
Connect frequency meter probe to TP4.
Check frequency is $37100 \mathrm{~Hz}+/-1900 \mathrm{~Hz}$. [ 35200 Hz to 39000 Hz ]
Remove shorting plugs from JP6.

### 19.2.8 48kHz PLL low frequency check

Install shorting plugs JP6/3-4, JP6/9-10, JP6/15-16.
Connect frequency meter GND to TP19.
Connect frequency meter probe to TP3.
Check frequency is $10.5 \mathrm{MHz}+/-0.5 \mathrm{MHz}$. [ 10.0 MHz to 11.0 MHz ]
Connect frequency meter probe to TP4.

Check frequency is $41000 \mathrm{~Hz}+/-1900 \mathrm{~Hz}$. [39100Hz to 49200 Hz ]
Remove shorting plugs from JP6.

### 19.2.9 Crystal frequency adjustment

Connect frequency meter GND to TP5.
Connect frequency meter probe to TP6.
Adjust C62 for $16384.000 \mathrm{kHz}+/-100 \mathrm{~Hz}$. $\quad[16383.900 \mathrm{kHz}$ to 16384.100 kHz$]$
Connect frequency meter probe to TP13.
Adjust C80 for $22556.620 \mathrm{kHz}+/-100 \mathrm{~Hz}$. [22556.520kHz to 22556.720 kHz$]$
Connect frequency meter probe to TP12.
Adjust C63 for $22579.200 \mathrm{kHz}+/-100 \mathrm{~Hz}$. [22579.100kHz to 22597.300 kHz$]$
Connect frequency meter probe to TP14.
Adjust C81 for $24576.000 \mathrm{kHz}+/-100 \mathrm{~Hz}$. [24575.900kHz to 24576.100 kHz$]$

## Useful Technique

Set the GATE TIME on the frequency meter to a fast time (e.g. 0.1s) to set the approximate frequency, then set the GATE TIME to a slow time (e.g. 1s) to trim to desired value. This procedure makes alignment much quicker and easier.

### 19.2.10 Final Shorting Plug Locations

Install shorting plugs JP6/1-2, JP6/7-8, JP6-13-14.

### 19.2.11 Running IO Diagnostics

System must have an ESP-SYN Sync Card and cable connecting it to the ESP-MIDI Card and the ESP-PLL installed (other SIO modules need not be installed).

$$
\begin{array}{cl}
\text { Type: osk30<RETURN> } & \text { enters OSK30 operating system } \\
\text { scdiag <return> } & \text { start Sync Card diagnostics } \\
& \text { (should get SC> prompt) }
\end{array}
$$

Shorting plugs:
GPO
DB9 female
Pins 2-9 connect to anode of LEDs. Cathodes connected
together and to RS232 connector pin 3 via 1 k resistor.
RS232
DB9 female
2-3
4-6
7-8-1

### 19.2.12 General Purpose Outputs (GPO)

(1) Setup: Connect GPO and RS232 shorting plugs.

Type: gpo
(2) Check that LED cycle ON.
(3) Press q to exit test.

Diagnostic Description
The diagnostics asserted GP0.. 7 signals (outputs of U24 on ESP-MIDI) in sequence in 250 mS intervals. U6 and U7 open-collector buffer the signals to conector P1 (GPO).

As the test LED are commoned, they will not turn off completely, however, the currently driven LED should be obviously brighter.

### 19.2.13 Printer Port 1 (RS232)

(1) Setup: Connect RS232 shorting plug

Type: pl
(2) Press q to exit test.

IF successful, the display should show:

| Send | OUT | IN | RTS->CTS | DTR->DSR | RTS->DCD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - |  |  |  |  |
| mn | pass | pass | pass | pass | pass |  |

Diagnostics Description
For each value in the Send field, the transmit interrupt is enabled requesting to send the byte. As the transmitter should be ready, the interrupt is asserted immediately (*SERINT) by P1 duart port in U18 (68681) on ESP-MIDI and the byte is sent. The software waits 20 mS which is longer than required for the data to be transmitted and received. The receive interrupts are then enabled and *SERINT interrupt should be asserted immediately as the data is received. The data received is then compared with the transmitted value. The RTS bit is set high and then low and CTS is checked that is follows RTS - similarly for DTR-DSR and RTS-DCD.

### 19.2.14 WCLK OUT and WCLK IN

(1) Setup: Connect WCLK OUT to WCLK IN

Type: ep xtal 48k [starts clocks at 48 k ]
w
(2) Verify that received frequency is approximatly 48000 Hz .
(3) Press q to exit diagnostic.

If successful, the display should show:
/ WCLK IN: 48000Hz
Diagnostics Description
The diagnostic enables the 12.288 MHz crystal on the ESP-SYN card to generate 48 kHz to XWCLKO and is used to measure the returned frequency from XWCLKI. As the frequency is sampled, the measurement may jitter, but should stay near 48 kHz .

### 19.2.15 VITC sync input

Please note that this is not currently supported.
(1) Setup: Connect video signal to VITC IN

Type: vts
(2) Verify that the horizontal sync frequency is about 25 Hz for
a PAL input.
(3) Press q to exit test.

Diagnostic Description
The 12.288 MHz crystal is selected by the XILINX as a reference to caluculate the frequency of SIOSYNC which is selected to be VITCHSYNC.

### 19.3 ESPPLL Scematics











### 20.0 ESPLTC LTC Card



### 20.1 Block Diagram



### 20.2 Diagnostics

### 20.2.1 Running Diagnostics

Equipment Required
Time code Generator/Reader
XLR Male to XLR Female cable
System must have an ESP-SYN Sync Card and cable connecting it to the ESP-MIDI Card and the ESP-LTC installed (other SIO modules need not be installed).

Type:
osk30
scdiag
enters OSK30 operating system
start Sync Card diagnostics
(should get SC> prompt)

### 20.2.2 LTC READERS

(1) Setup: Connect LTC IN A to GEN CODE OUT on Time code Generator

Type: $\quad \mathrm{lr}<$ return $>$
Verify that the code is changing.

### 20.2.3 LTC Generator and Readers

(1) Setup: Connect LTCOUT to LTC IN A

Type: 112345678
Linear timecode is generated at LTCOUT with the user data set to 12345678. Verify that the code is changing at realtime speed by timing one minute of timecode time, and verify that LTC IN A reports the data sent.
(2) Press <space> to revese direction of generated data.

Verify that LTC IN A reports the correct direction of timecode.
Also check that timecode passes backwards through midnight correctly.
(3) Setup: Connect LTCOUT to LTC IN B

Verify that the code is changing at realtime speed and that LTC IN B reports the data sent.
(4) Press <space> to reverse direction of generated data.

Verify that LTC IN B reports the correct direction of timecode.
Also check that timecode passes backwards through midnight correctly.
(5) Setup: Connect LTCOUT to MASTER CODE IN of ZETA-THREE
timecode reader.
Press DISPLAY button on ZETA-THREE until M_TC
appears on the display.
The ZETA-THREE should show the generated time and the green MTC
LED should light and not extinguish (unless the <SPACE $>$ is pressed to reverse the direction).
(6) Press q to exit diagnostic.

## LTC Generation

The LTC generator is clocked by LTCOUTCLK generated by the 68681 DUART at U10 on the ESP-MIDI Card by dividing the MIDICLK input. This clock is transmitted to the XILINX (U29) on the ESP-SYN Card. An interrupt is generated every LTCOUTCLK period on *SERINT to reload the 68681 divder used to generate the clock.

Every 16 clocks, an interrupt at level 6 is sent to the 68030 CPU. In response, the next data byte is written to the XILINX. In the XILINX, data is clocked out on every second LTCOUTCLK clock. If the data is a 1 the output is at LTCOUTCLK frequency; is the data is a 0 the output is at half the LTCOUTCLK frequency. The resulting encoded data is transmitted to the ESP-LTC card as LTCOUT.

Upon entering the diagnostics, the LTCGENSEL control bit is set low so that U5 (74HC4053) selects LTCGEN to be LTCOUT from the ESP-SYN Card. LTCGEN is filtered by U4B (TL084) and differentially buffered by U4A,U4C,U4D to the output socket.

As most of the generation circuitry is in the XILINX, debugging pins are provided on the XILINX (U29 on ESP-SYN).

Pin 71 Active low signal used to load the next byte into the shift register for transmission.

Pin 75 The raw serial data shifted out by LTCOUTCLK divided by two.
Pin 73 The selected clock (LTCOUTCLK/2 or LTCOUTCLK) used to encode the data.

## LTC Readers

The LTC data at the LTC IN A/B sockets is filered by U1 (TL084) and Schmitt triggered by U2, 3 (LM311) to produce LTCINA and LTCINB to be sent to the TR1 decoder (U14 on ESP-MIDI). The TR1 decoder uses the 8MHz LTCCLK input to interpret the encoded input. Every frame received generates an interrupt on *TCINT to be sent to the ESP-SYN Card. Opon servicing the interrupt, the 68030 CPU on the ESP-SYN card reads all 8 registers from the TR1 chip.

The TR1 chip detects the direction of incoming timecode. The direction signals (FWD/*REVA, FWD $/ *$ REVA) are fed into the 68681 duart at U18 on the ESP-MIDI. It is the value of these signals that are reported by the diagnostic.

### 20.2.4 AES sync in and out

1. Setup: Connect AES SYNC OUT to AES SYNC IN

Type: ep xtal 32k
a
The AES SYNC OUT will generate valid AES code at 32 kHz .
Once locked to the input, the display should show:
AES SYNC OUTPUT AES SYNC INPUT
Sample Rate Type Source Rate Detected Rate
$\qquad$

32000 Hz
AES
32k
32k 400ppm
2. Type: ep xtal 44 k 0
a
The AES SYNC OUT will generate valid AES code at 44056 Hz .
Once locked to the input, the display should show:
AES SYNC OUTPUT AES SYNC INPUT
Sample Rate Type Source Rate Detected Rate
$\qquad$
$\qquad$
$\qquad$
$\qquad$

44056 Hz
AES
44k1
44k056 400ppm
3. Type: ep xtal 44 k 1
a
The AES SYNC OUT will generate valid AES code at 44100 Hz .
Once locked to the input, the display should show:
AES SYNC OUTPUT AES SYNC INPUT

| Sample Rate | Type | Source Rate | Detected Rate |
| :--- | :---: | :---: | :---: |
| - | - |  |  |
| 44100 Hz | AES | 44 kl | 44 kl 400 ppm |

4. Type: ep xtal 48k
a

The AES SYNC OUT will generate valid AES code at 48 kHz .
Once locked (may take several seconds) to the input, the display should show:

| AES SYNC OUTPUT | AES SYNC INPUT |  |  |
| :---: | :---: | :---: | :---: |
| Sample Rate | Type | Source Rate | Detected Rate |
| - | - | - |  |
| 48000 Hz | AES | 48 k | $48 \mathrm{k} \quad 400 \mathrm{ppm}$ |

5. Press q to exit test.

### 20.2.5 AES Sync Generation

The output frequency is generated by selecting the appropriate crystal on the ESP-PLL Card. The ESP-PLL divides the selected crystal by 512 to generateWCLKOUT (digital word clock). These clocks are fed into the CS8401 AES encoder at U68 on the ESP-SYN Sync Card. Data is written into the AES encoder to generate a valid AES output stream so an external AES receiver should lock correctly to the AES SYNC OUT. The differential output from the encoder is sent via the 60 way cable to the ESP-LTC Card to be transformer isolated and impedence matched.

The audio data input to the AES encoder is connected to GND to produce an 'AES black' signal required for synchronisation.

### 20.2.6 AES Sync Reception

Differential data received on the ESP-LTC Card is impedence matched and transformer isolated before feeding the signals into the CS8411 decoder at U23 on the ESP-MIDI. The decoder phase locks to the incoming stream to extract clocks at AESMCLK (at 256 times sample rate) and AESWCLK (at sample rate).

Address line A4 (pin 13) on the decoder has 6.144MHz connected to it by asserting AESDETECT on U33 (74HC4053 on ESP-MIDI). This clock is used by the decoder to detect the incoming data sample rate.

Diagnostic Field Description
Sample Rate:
Sample rate at AES SYNC OUT.
Type:
Type of digital data detected (AES or SPDIF). Only AES
should used for synchronisation purposes.

## Source Rate:

The sample rate of the original source material. Note that data transmitted at 44 k 056 is always 44 kl source material running $0.1 \%$ slow.

Detected Rate:
The incoming sample rate as detected by the decoder.

### 20.2.7 AES Sync Frequency

1. Setup: Connect AES SYNC IN to AES SYNC OUT

Type: ep xtal 48k
af
2. Check that received frequency is approximately 48 kHz .
3. Press q to exit diagnostic.

### 20.2.8 Diagnostic Description

The diagnostic transmits AES data at 48 kHz . The loop-back data is decoded by the AES receiver and its internal PLL generates AESWCLK. This PLL takes about 5 seconds to lock to a new input. Once locked, the display should show about 48kHz.

As the diagnostic measures the PLL of the receiver chip, if there is no AES input, the frequency displayed will be about 9 kHz (rather than no signal) which is the lowest frequency the PLL can produce.

### 20.3 ESPLTC Schematic



### 21.0 ESP9PIN 9Pin Card



### 21.1 Block Diagram



### 21.2 Diagnostics

### 21.2.1 Running Diagnostics

System must have an ESP-SYN Sync Card and cable connecting it to the ESP-MIDI Card and the ESP-9PIN installed (other SIO modules need not be installed).
Type: osk30 enters OSK30 operating system
scdiag start Sync Card diagnostics
(should get SC> prompt)
A set of shorting plugs is required (connect pins joined by lines):
MACHINEA MACHINE B MACHINE SLAVE MFXIN MFXOUT
DB9 Female DB9 Female DB9 Male DB15MiniMale DB15MiniMale
2-8
3-7
2-83-7
2-8
3-7
2-3
7-8
2-3
7-8
5- ..... -4
4- ..... -5
10- ..... -9
5----------------5 $-5-$ -5- ..... 10

### 21.2.2 9PIN MASTER PORTS

(1) Setup: Connect shorting plug to MACHINE A

Connect shorting plug to MACHINE B
Connect shorting plug to MACHINE SLAVE
Type: s
(2) Press q to exit test.

The diagnostic shows the status of transmission and reception of each byte sent (value shown in Send field). The OUT and IN columns show report status as:

| PASS | successful transmission/reception |
| :--- | :--- |
| FAIL | unsuccessful transmission/reception |
| $\ldots .$. | no bytes received |
| I:nn | Extra interrupt, received nn. |
| L:nn | Lost interrupt, received nn. |
| [nn] | Incorrect data received |

Upon success, the screen should show:
MASTER OUT IN SLAVE OUT IN
Send A B A B Send B SLAVE
nn PASS PASS PASS PASS nn PASS PASS
Description of columns:
MASTER Send value sent to master ports
MASTER OUT A transmission result for Port A
MASTER OUT B transmission result for Port B
MASTER IN A reception result for port A
MASTER IN B reception result for port B
SLAVE Send value sent to slave port (Port B)
SLAVE OUT B transmission result for port B
SLAVE IN SLAVE reception result for port B

Note that port B is switched between driving MACHINE SLAVE and MACHINE B.

## Diagnostic Description

The diagnostic sets SONYSEL low to select reception on SONYRX2 to be from MACHINE B port. Transmitter interrupts for U24 (68681 duart) are enabled for both serial ports which immediately generates an interrupt on *SERINT as the ports are ready to transmit. The value in the Send field is written to the duart for both ports and the byte is transmitted. A wait for 20 mS ensures adequate time for the byte to be received then the receive interrupt on both ports is enabled which immediately causes and interrupt as the byte has been received. The byte is then checked against the value transmitted.

The second phase involves setting SONYSEL high to select reception on SONYRX2 from MACHINE SLAVE port, and the above sequence is repeated just for the second duart serial port.

### 21.2.3 FSYNC 1..3 Frame sync

(1) Setup: Connect all shorting plugs.

This connects WCLKS+ from MFX OUT to
FSYNC1, FSYNC2, FSYNC3.
Type: ep xtal 48k
fs
(2) Press q to exit test.

If successful, display should show:
/ FSYNC1:48000Hz FSYNC2:48000Hz FSYNC3:48000Hz
The actual frequencies displayed may be slightly different and may jitter as the frequency detection is sampling the input rate.

Diagnostic Description
The diagnostic sends 48 kHz via WCLKS+ on pin 10 of the MFX OUT connector by setting WCLKSEL high selecting WCLKS + to come from XWCLKO.

WCLKS+ is looped to FSYNC $1,2,3$ via the test connector. The returned FSYNC signals are frequency measured and displayed. Frequency measurement is achieved inside the XILINX on the ESP-SYN by counting the number of 12.288 MHz clocks for 200 received FSYNC rising edges.

### 21.2.4 Multi MFX Ports (serial interface)

(1) Setup: Connect shorting plug to MFX IN

Connect shorting plug to MFX OUT
Type: u
(3) Press q to exit test.

Upon success, the display will show:
TEST 1 TEST 2
Send OUT IN OUT IN


## Diganostic Description

The diagnostic has two phases TEST 1 and TEST 2, which test all states of the three control signals TXMSEL, TXSSEL, and RXSEL. In TEST 1, TXMSEL=0, TXSSEL=1, RXSEL=0; and in TEST 2, TXMSEL=1, TXSEL=0, RXSEL=1. These two configurations test all combinations of data routing provided bu the MULTI pal (U5 22V10) for the serial interface between MFX machines.

The three control signals are setup for TEST 1. Transmit interrupts are enabled causing an immediate interrupt on *SERINT as the transmitter is ready. Software then writes the value in the Send field to the duart ( 68681 at U10) and the byte is transmitted. A wait for 20 mS ensures that adequate time has elapsed for the byte to be received and the receive interrupt is enabled. As the byte has already been received, *SERINT should be asserted immediately. This byte is the compared for success. This sequence is then repeated for TEST 2 setup.

MULTI pal is effectively a serial data multiplexor driven by the three control signals. During TEST 1 the data path is:

$$
\begin{aligned}
& (\text { TXSSEL=1) } \quad(\text { cable })(T X M S E L=0)(\text { cable })(\text { RXSEL=0) } \\
& \text { XTX -> TXS }->\text { RXS -> TXM -> RXM -> XRX }
\end{aligned}
$$

During TEST 2 the data path is:

$$
\text { (TXMSEL=0) } \quad \text { (cable) }(\text { TXSSEL=1) } \text { (cable) }(\text { RXSEL=1) }
$$

XTX -> TXM -> RXM -> TXS -> RXS -> XRX

### 21.2.5 Multi MFX control signals

(1) Setup: Connect shorting plug to MFX IN

Connect shorting plug to MFX OUT
Type: uc
(2) Check that signals*ZTPS (U1/9),WCLKS (U1/15), *ZTPM (U2/5) andWCLKM (U2/11) are clocking and at the same rate. Press any key other than q to swap to fast clocking and recheck signals.
(3) Press q to exit test.

Diagnostic Description
This diagnostic tests the multiplexing of multi MFX port control signals selected via ZTPSEL and WCLKSEL. The *ZTPOUT signal is toggled at the slow rate, and XWCLKO is set to 48 kHz (derived from 12.288 MHz crystal on ESP-SYN card).

When clocking slowly, ZTPSEL=1 and WCLKSEL=0, and the source of the clock is *ZTPOUT. The path of the clocking is:

$$
(\text { ZTPSEL=1) } \quad(\text { cable })(\text { WCLKSEL=0) } \quad \text { (cable) }
$$

*ZTPOUT -> ZTPIN and ZTPS -> WCLKM -> XWCLKI and WCLKS -> ZTPM
When clocking quickly, ZTPSEL=0 and WCLKSEL=1, and the source of the clock is XWCLKO. The path of the clocking is:

$$
\text { (WCLKSEL=1) } \quad \text { (cable) (ZTPSEL=1) } \quad \text { (cable) }
$$

XWCLKO -> WCLKI and WCLKS -> ZTPM -> ZTPIN and ZTPS -> WCLKM

### 21.3 ESP9PIN Schematic



### 22.0 ESPDMB Digital Mother Board

|  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

### 22.1ESPDMB Description

### 22.1.1 Introduction

The ESP-DMB8 is a non-expandable mother board with 2 slots for ESP-DCC Digital Channel Cards to provide 8 tracks of disk-recording. The ESP-DMB24 has 8 slots for ESPDCCs; 6 are required for 24 tracks of disk-recording, and the other 2 are future expansion slots.

The ESP-DMB8 has 10 slots labelled 1 to 10 (connectors CN1 to 10 respectively) starting from the right hand side as viewed from the component side.

The ESP-DMB24 has 16 slots labelled 1 to 16 (connectors CN1 to 16 respectively) starting from the right hand side as viewed from the component side.

### 22.1.2 Power supply

The ESP-DMB8 and ESP-DMB24 only require +5 V , U1 is a DC-DC converted used to generate $+12,-12$.

### 22.2 ESPDMB8 Schematics





## twirlifitu





### 22.3 ESPDMB24 Schematics





## twiclinkt








### 23.0 ESPAMB Analogue Mother Board



### 23.1 AMB8 Schematics



### 23.2 AMB24 Schematics




### 24.0 ESPRIO Rear I/O Card



### 24.1 ESPRIO Block Diagram



### 24.2 ESPRIO Description

The RIO rear I/O card provides a mounting system for the I/O ports of the WX and CG4. It also incorporates the circuitry and functionality of the ESP-RGB board (which is no longer required). The I/O devices on the RIO are; the WX reset switch, the WX modem port, the CG4 RGB output and the CG4 HSSL port.

### 24.2.1 Installation

The RIO is mounted at the rear of the machine on the Rear Plug Assembly. Three cables connect the ESP-RIO to ESP-WX and ESP-CG4; a 20 way IDC cable from JP1 on CG4 to JP4 of ESP-RIO, a 26 way IDC cable from JP2 of CG4 to JP2 of RIO and another 20 way IDC cable from JP2 of ESP-WX to JP2 of RIO.

### 24.2.2 Operation

The RIO board consists of three main sections which handle the HSSL, the serial port and reset switch and graphics driver section.

The HSSL subsection consists of a 26 way IDC connector, JP3, and the HSSL output connector J1. In a similar manner, the serial port/reset switch subsection consists of the 20 way IDC connector JP4, switch S1 and connector J3.

### 24.2.3 Graphics Driver Section

The graphics driver section obtains +5 volts and GND supply from the CG4 via connector JP4. In addition it uses the DC-DC converter U1 to generate the $+/-12$ volts required for the analogue line driver circuitry.

For each colour of red, green and blue, RIO receives a three bit binary code for the colour intensity RED[0..3], GRN [0.3] and BLU[0..3]. These signals are buffered by U3 and U4, with the buffered versions of the red, green and blue binary code bits being fed directly into the DAC (digital to analogue converter) for each colour. The DAC for the colour red consists of RN2A, RN1D, RN4C, RN3B, the diode array DN1 and the resistor R1. As can be seen from the schematic, similar circuitry exists for the colours green and blue. Transistors Q3, Q4 and Q5 in conjunction with R2, R5 and R8 provide line buffers for the analogue voltages appearing across R1, R4 and R7.

The vertical and horizontal sync signals HS and VS from the CG4 are also buffered by U3 and U4 before being fed into switchable inverters (U2A and U2C) and finally into the totem pole drivers consisting of Q2, Q7 and U2B for the horizontal sync pulse and Q1, Q6 and U2D for the vertical sync pulse.

### 24.2.4 Testing and Diagnostics

The ESP-RIO should have all three cables connected between it and the WX and CG4 for proper testing. The HSSL portion of the RIO card should be tested using an external D25 way loopback plug (described below) using the HSSLTEST Serial port test program.

The RGB DAC portion of RIO should be tested using the CG4TEST program with the output being displayed on a monitor. CG4TEST has recently been updated with a display screen which shows the sixteen possible shades of red, green and blue.

### 24.2.5 HSSL External Loopback plug

An external loopback plug can be made using a male solder bucket 25 way D connector (ie Farnell 150-810). The following connections should then be made on this connector :

Pin $2 \longleftrightarrow$ Pin 8
Pin $3 \longleftrightarrow$ Pin 9
Pin $4 \longleftrightarrow$ Pin 10
Pin $5 \longrightarrow$ Pin 11

Pin $14 \longleftrightarrow$ Pin 20
Pin $15 \ll$ Pin 21
Pin $16 \longleftrightarrow$ Pin 22
Pin $17 \longleftrightarrow$ Pin 23

### 24.3 ESPRIO Schematics



### 25.0 MFX Console



### 25.1 MFX010 Conroller Card Description

The MFX keyboard is a console designed to facilitate the use of post-production software on the MFX.

The MFX keyboard contains two circuit boards. MFX010 is the controller board for the MFX console, containing the Microprocessor. The other board, MFK, is used to decode the switches and trigger keys.

### 25.1.1 68000 Master Processor <br> (refer schematic MFX010-CPU (page 2 of 8))

The 68000 is responsible for the processing tasks in the MFX as it handles every task including scanning the 24 trigger keys. It has ROM, RAM and non-volatile RAM to store and execute programs and data.

The peripherals of the 68000 are memory mapped in the usual way with the high bits of the address buss determining the active peripheral. Each peripheral capable of generating interrupts is assigned to a different interrupt level.

### 25.1.2 ROM's <br> (refer schematic MFX010-MEMORY (page 3 of 8))

Two 8 bit EPROM's are used in parallel to provide the 16 -bit boot code required by the 68000 . These EPROM's are 27256 varieties with access times of 170 ns or better. When accessing these EPROM's, no wait states are required by the 68000 allowing full-speed operation.

On power-up or after a reset, the EPROM's are mapped at location 0 , as this is where the 68000 loads its initial stack pointer and program counter. The EPROM's can also be accessed at location $\$ 100000 \mathrm{H}$. By setting the signal OVLY low (U9 pin 17) the EPROM is mapped out of location 0 and replaced by static RAM. This allows the exception vector locations to be modified by software. The OVLY signal is set high by reset. Regardless of the state of OVLY, the EPROM's may be accessed starting at $\$ 100000 \mathrm{H}$.

The first instruction of the EPROM is to set OVLY low. If this does not occur then the processor is probably not able to execute any instructions. If the processor does not even load the stack pointer and program counter then the problem is very fundamental, and is not simply problems with the address or data lines.

### 25.1.3 RAM <br> (refer schematic MFX010-MEMORY (page 3 of 8))

Four 8 -bit static RAM's are used in parallel to provide the 16 -bit wide memory space in which to execute code. Normally 256 K -bit RAM's are installed giving 64 K words of memory. The memory is mapped starting at location 0 . This allows direct access to the 68000 exception vectors, which occupy the first $\$ 200 \mathrm{H}$ words.

On power-up or reset, the signal OVLY is high, mapping the EPROM's to location 0 and preventing access to the RAM's. Normally, the first instruction executed is sets OVLY low, mapping the RAM to location 0 . OVLY should remain low until power is removed or the
processor is reset.
The MFX keyboard has been designed to allow downloading of software from the Series III CMI, eliminating the need for costly EPROM updates. The task of the boot code in the EPROM's is to move the application code from the non-volatile memory to the RAM for execution.

### 25.1.4 Non-volatile RAM

(refer schematic MFX010-MEMORY (page 3 of 8))
Three 8 K by 8 -bit static RAM with battery-backup is provided to store programs configuration setups and data. This RAM is protected by a DS1234 non-volatile controller (U38), which controls write-protection and battery usage. The memory may be configured to be read-only or read-write and volatile or non-volatile. Normally the memory is kept as ready-only non- volatile memory, and changed to- read-write memory only when the data is being changed.

As this memory space is only 8 bits wide, it is not possible to execute programs directly from this RAM. At a temperature of $25^{\prime} \mathrm{C}$, the BR2325 battery should provide a life of 8 years. Care should be taken to avoid exposing the MFX to extremes of temperature for long periods of time, as elevated temperature decreases the battery life rapidly.

At the time of writing this document, $100 \%$ CMOS RAM's are only made by Toshiba and are proving difficult to obtain. However they offer such low stand-by currents that they would offer non-volatility for the shelf life of the battery (> 10 years).

There is a jumper block provided which allows selection of a variable number of wait states for the non-volatile RAM - either $0,2,4$ or 6 wait states. This may be necessary as the DS1234 shortens the access times of- the RAM by around 30ns. The actual setting used depends on the speed of the installed static RAM.

### 25.1.5 Address Decoding

(refer schematic MFX010-CPU (page 2 of 8))
The address decoding is performed by two 74ACT138 demultiplexers (U21 and U26) and half of a 74 HCT 138 demultiplexer (U27). The 16 megabyte memory space of the 68000 is divided up into sixteen 1 megabyte areas by the two 74ACT138, with each register or peripheral given ifs own area. All the peripherals decoded by U26 are no wait-state devices, whilst those decoded by U21 must supply an open collector /DTACK signal.

The second last address space is supplied to the 74 HCT 138 , which subdivides this space into four areas for use by peripherals which require synchronization to the 1 MHz E clock of the 68000. The /CS6800 signal tells the 68000 to synchronise to the E clock by, asserting VPA low whenever this address range is selected. The highest 1 megabyte address space should be left vacant, as this space is selected whenever an interrupt acknowledge cycle is commenced.
/DTACK is generated by all four DUARTs (U7, U8, U9 and U10) and by the 74HC175 (U33). Whenever the demultiplexer U26 is selected, U33 is reset causing /DTACK to be asserted low. Whenever the non-volatile RAM is selected, the select signal is shifted through the flip-flops of U33 on the rising edge of PCLK ( 10 MHz ) until is appears at the link block (W4) causing /DTACK to be asserted low.

### 25.1.6 LED Circuitry

(refer schematic MFX010-DISPLAY (page 6 of 8))
The LED's controlled by the MFX are arranged into rows and columns, and lit using a multiplexed scheme. Under this scheme each LED is pulsed on for 1 ms with a high current, and then turned off for 7 ms . By pulsing the LED its efficiency is improved and the drive circuitry is simplified.

The 16 columns are controlled by two 74HC273 latches (U37and U38). If a bit is set to high, then the corresponding column is active. The columns are driven by two UDN2981A highcurrent source drivers (U29 and U30) and the current set by the 100R 1W resistors. The outputs of the source drivers are either VLED $(+12 \mathrm{~V})$ if they are driven or floating if they are off.

The 8 rows are controlled by a 74 HC 164 shift-register (U19). This register is arranged as a circulating buffer with one bit high (the active row) and the other bits low. Every time an access is made to the column register, the active row is incremented. Two ULN2803A Darlington drivers (U15 and U12) drive the rows in parallel. The outputs of the drivers are either around 1 volt if driven or floating if they are off.

The circuitry has been designed to work optimally if the LED column register is accessed every 1 ms . This speed ensures that the blinking of the LED's $(125 \mathrm{~Hz})$ is faster than the human eye. If a Led were to be driven by this circuitry continuously then it would burnout because the driving currents are greater than the maximum allowable average current through the LED's. To prevent this undesirable event, protection circuitry has been installed to turn off the LED's if the column register is not accessed for 3 ms . This protection circuitry consists of a $74 \mathrm{HC123}$ dual monostables (U44 and U50) and a flip-flop (U31B). If a fault condition is detected then U37, U38 and U19 are reset, and the signal START goes high. When the LED register is next accessed, START supplies the initial conditions to drive output QH of U19 high. If the next row to become active will be ROWO then the signal CHECK will be high. This signal is available at ACIA2 (U10), input port signal IP4 (pin 43). The software should check this signal to determine if it agrees with what software expects. If a disagreement is detected, the software should immediately write a 0 to the LED column register and wait 10ms. If the signal CHECK is now high, the LED scanning may resume; otherwise the software should disable LED scanning and inform the user.

### 25.1.7 Cloскs

## (refer schematic MFX010-CPU (page 2 of 8))

A 10MHz oscillator (OSC1) supplies the main system clock, PCLK. The 68000 divides this signal by 10 to give the 1 MHz E clock (6:4 duty cycle) used by slow synchronous peripherals (displays). The E clock is divided by a flip-flop (U31) to give a $1 / 2 \mathrm{MHz}$ square wave. The $1 / 2$ MHz clock is used by DUART U7 as the 16 x MIDI clock. A 3.6864 MHz clock is generated by DUART U8 for use in generating RS232 baud rates. See the section on the DUARTS for more information.

### 25.1.8 Watchdog

(refer schematic MFX010-CPU (page 2 of 8))
A DS1232 watchdog (U45) is used to supervise the operation of the MFX keyboard. It drives the open collector /RESET and /HALT signals low whenever the +5 V power supply is out of
range ( 4.76 V to 5.25 V ), if the optional reset button has been pressed (connector J11), or if, the watchdog has not been accessed by the 68000 for 100 ms . The 68000 requires both /RESET and / HALT to cause it to reset. If the 68000 does a double buss fault (e.g. loading an odd address pointer during an exception vector fetch) then it will drive /HALT low. If the 68000 executes a reset instruction, then it will drive /RESET only low. Both /RESET and /HALT also drive lowcurrent red LED's (LD6 and LD8). If both LED's light simultaneously, then it is likely that the watchdog is driving these lines. However if the /HALT LED lights marginally before the /RESET LED then it is likely that the 68000 has had a double buss fault. This would occur if the ROM's were corrupt or if there was a serious problem with the address or data buss. If the green LED (LD7) remains lit, then the 68000 is executing code and keeping the watchdog at bay. If the green and red LED's light alternately, then the 68000 is not executing correct code.

### 25.1.9 Displays

(refer schematic MFX010-DISPLAY (page 6 of 8))
The MFX keyboard supports the attachment of two LM402B01 displays. These displays each offer 40 columns by 2 rows with up to 8 custom characters. The display is backlit by yellow LED's, which shine through the characters (clear characters on a black background). The data buss, address buss and R/W are buffered ( 74 HCT 245 at U36 and elsewhere) before driving the display signal cables (J8 and J9). The backlight is driven from 12 V , as very little other use is made of the negative supply capacity of the MFX. A contrast adjustment pot is accessible from the top right hand corner of the MFX keyboard. Before concluding that a display is faulty because nothing is visible, you should check the contrast adjustment.

### 25.1.10 DUARTs

(refer schematic MFX010-DUARTS \& DRIVERS (page 4\&5 of 8))
The MFX supports serial communications with the following devices:

1. MIDI to MIDI D on the MFX
2. MIDI from MIDI D on the MFX
3. Midi from the Fairlight music keyboard
4. RS422 to and from a LYNX synchroniser or other synchroniser supporting the ES Bus
5. RS232 to and from an MFX expansion device
6. RS232 to the MFX keyboard input
7. RS232 from printer port 2 on the MFX (this port is no longer an external connector)
8. RS232 from the music keyboard
9. RS232 to and from a mouse

Four 68C681 DUARTs (U7, U8, U9 and U10) support these communication channels.
U8 drives a 3.6864 Mhz crystal, which when buffered by a 74 HC 240 (U6H) is supplied to the other DUARTs. This clock is divided by the 68C681s to give the RS232 baud rates. A $1 / 2 \mathrm{MHz}$
clock is used as the MIDI 16 times clocks.
The 68C681 DUART has two transmit channels, and two receive channels. All channels have independent baud rates. An internal, 16 -bit counter can be programmed in a variety of ways to act as a timer, counter or frequency generator. An 8 -bit output port is provided, with some of the bits being able to provide status information. A 6 bit input port can be read directly, or programmed to generate interrupts on either or both edges of a signal.

The 68C681 implements the full 68000 interrupt vectoring scheme, by providing the contents of an interrupt vector register to the 68000 during the interrupt acknowledge cycle.

### 25.1.11 AC1A1

(refer schematic MFX010-DUARTS (page 4 of 8))
ACIA1 (U7) handles MIDI communications. MIDI to and from the MFX (port D) is handled by the " $A$ " side, whilst MIDI from the music keyboard is received by side " $B$ ". The $1 / 2 \mathrm{MHz}$ clock is supplied to input pins IP2 to IP5, and the software configures these inputs to be the 16 times clock inputs. This DUART can generate level 5 interrupts, enabling quick response to MIDI data.

### 25.1.12 ACIA2

(refer schematic MFX010-DRIVERS (page 5 of 8))
AClA2 (U10) handles RS422 communications at 38 k 4 baud to Lynx synchronisers, or other synchronisers supporting the ES-buss. The Lynx Synchroniser generates a square Wave synchronised to the field edges of a video signal (SYSC on pin3 of U10), which can be programmed to cause an interrupt in the MFX. It also handles the RS232 bi-directional channel available on the MFX expansion port. This DUART can generate level 4 interrupts.

### 25.1.13 ACIA3

(refer schematic MFX010-DUARTS (page 4 of 8))
ACIA3 (U8) handles RS232 communication to and from the MFX. Side "A" transmit drives the alphanumeric keyboard input signal on the MFX. The RS232 keyboard output from the MFX appears at the receive input, side "B". This DUART can generate level 2 interrupts.

### 25.1.14 ACIA4 <br> (refer schematic MFX010-DUARTS (page 4 of 8))

ACIA4 (U9) handles RS232 communications to and from a mouse using side " A ". This mouse should be a serial mouse with a DB9 connector for attachment to the serial port of an IBM PCAT. There are numerous software protocols possible. Side "B" is unused, This DUART can generate level 2 interrupts.

Interface drivers
(refer schematic MFX010-DRIVERS (page 5 of 8))
MIDI is received using PC900 opto-couplers (U1, U2). This circuit is the circuit
recommended by the MIDI specifications. The MIDI transmitter is a BC549 transistor (Q7), which makes this circuit more rugged than the usual 7407 open-collector transmitter circuit. The tape synchroniser is interfaced using a DS8921 RS422 transmit receiver pair (U3), The driver has a source impedance of 110 ohm and a low-pass filter. The receiver has termination impedance of 110 ohm at high frequency, increasing to high impedance at DC. Pull-up resistors cause the +ve input to see a higher voltage than the -ve input if the inputs are not being driven. RS232 is driven by a 14 C 88 -driver (U4), with all outputs filtered and output impedance's of 110 ohm. The voltage swing is +11 V to -11V typically. A 14C89-receiver (U5) has termination impedances of 120 ohm at high frequency, increasing to high-impedance at DC.

### 25.1.15 Speaker

(refer schematic MFX010-DRIVERS (page 5 of 8))

Five of the output pins of AClA2 (U10) are used to produce tones through the speaker of the MFX. Each output is connected to a different resistor and summed at a common node. The signal is then AC-coupled and low-pass filtered before reaching the non-inverting input of a power op-amp (U14). By turning a pot accessible from the top right hand corner of the MFX, the gain of the op-amp may be varied. The op-amp directly drives an 8ohm speaker. Each output can produce an independent tone, with a volume level that depends upon the Output Used. The Signal SL1 produced by OP3 (pin 15 of ACIA2 (U10)) can be programmed to be a free running square-wave derived from the internal counter. The other four outputs require that the processor toggle each bit directly.

### 25.1.16 Key scanning

(refer schematic MFX010.004 and 009)
The switches are arranged into banks, with each bank containing 8 switches. The bank address is written to the output register of ACIA1 (U7), and the state of the 8 switches can then be read from the 74 HC 244 buffer (U11). A 1 in a switches bit position indicates that the switch is open (up), whilst a 0 indicates that the switch is closed (depressed). The bank address consists of a 4-bit diode network number, and a 4-bit circuit board selection number.


Fig 1. Switch bank address register (output port of U7)

### 25.1.17 Jogger wheel

(refer schematic MFX010-DRIVERS (page 5 of 8))
The MFX supports the decoding of an optical shaft encoder. The quadrature output of the encoder is pulled up and low-pass filtered before being buffered by a 74 HC 132 -schmitt-trigger (U18). The outputs of the Schmidt trigger are fed to ACIA2 (U10), input port bits IPO and IP1. The DUART can be configured to cause an interrupt on the edge of the quadrature signal.

### 25.1.18 MFK Qwerty board.

(Refer schematic MFK)
The MFK board supports and decodes the QWERTY keyboard, the function keys and the panel trigger keys. It receives power from MFX010 through a 10-way Molex connector, and communicates with, MFX010 through a 50 -way IDC connector. The panel trigger keys and all other switches are scanned by the 68000 processor.

### 25.1.19 Qwerty, Panel trigger switches and function keys.

(refer schematic MFK-MFX console key panel)
The QWERTY, function and panel keys are decoded using a diode matrix, with an active row/column scheme. This allows infinite key roll-over to be implemented. The diodes are contained in 25 common cathode diode networks (DN1 through DN25).

### 25.1.20 Qwerty

(refer schematic MFK-qwerty keys 1 to 4)
The QWERTY keys are arranged into 4 banks (qwerty1, qwerty2, qwerty3, and qwerty4). The address of the active QWERTY key is set up by the 12-bit code SWQ0 through SWQ12. SWQ0-3 selects qwerty1, SWQ4-7 selects qwerty2, SWQ8-11 selects qwerty3, and SWQ12 selects qwerty4.

The anodes of the QWERTY diode networks are connected to the outputs of two $74 \mathrm{HC138} 8$ channel multiplexors (U3 and U4). If the signal ENQWERTY is low, then the signals SWI0 through SWI3 set which of the 12 (plus 4 unused) outputs SWQ0 through SWQ15 will be low.

### 25.1.21Panel

## (refer schematic MFK-panel keys 1 to 4)

The PANEL keys are arranged into 4 banks (panell, panel2, panel3, and panel4). The address of the active PANEL key is set up by the 14-bit code SWP0 through SWP13. SWP0-3 selects panel1, SWP4-7 selects panel2, SWP8-11 selects panel3, and SWP12-13 selects panel4.

The anodes of the PANEL diode networks are connected to the outputs of two $74 \mathrm{HC138} 8$ channel multiplexors (U2 and U1). If the signal ENPANEL is low, then the signals SWI0 through SWI3 set which of the 14 (plus 2 unused) outputs SWP0 through SWP15 will be low.

The signals SWOO0 through SWO7 are pulled up to +5 V by resistors on MFX010. Thus only
one diode network will have its cathode near GND, allowing its diodes to conduct if the attached switches are closed.

### 25.2 Mfx Console Diagnostics

1. To reset the non-volatile RAM in the MFX console switch OFF power and hold down numeric keypad keys 1:2:3. Switch on power while keys are depressed. Go to the shell from MFX project screen by typing "SHIFT" $\$$ <ret>. At the \# type "mfxload" ret>. The system will load the non-volatile RAM. When operation is complete depress "ESC" key.
2. To enter diagnostics on the MFX console hold down numeric keypad keys 4:5:6. Switch on power while keys are depressed. Release keys when you are ready to enter diagnostics. Depress Fl:F3:F5:F7 to exit test.

TEST NUMBER
TEST DESCRIPTION
0 LCD, 68000 RAM, LED circuits
1 Raw Keyboard Test
2 ASCII keyboard Test, depress 'keys and Check LCD display
3 Jogger and mouse X axis / Y axis
4 N/A
5 N/A
6 NIA
7 Speaker level test. Adjustment on top right corner of console
8 RS422 / N/A
9 Return MFX console to MFX operation

To set LCD contrast, adjust preset on top right corner of console.
3. Depressing keys -:+:BLUE will set console for software up load. This does not reset the non-volatile RAM as in point 1 .



### 25.4 MFX010 Controller Card Schematics


twirlighte

trimilighte.


sciwlivats

|  |
| :---: |



Aciwhingt



### 25.5 MFK Schematics



twirlighte



twiminifut






### 26.0 MFX3 Specifications and Pinouts

### 26.1 Specifications

### 26.1.1 Analog Inputs and Outputs

| Number: | 24 |
| :--- | :--- |
| Input impedence: | $>10 \mathrm{k}$ Ohms |
| Output impedence: | $<55 \mathrm{Ohms}$ |
| Maximum input level: | +22 dBu |
| Maximum output level: | +22 dBu |
| Input Gain range: | -96 dB to +30 dB |
|  | (limited to +16 dB by user interface) |
|  | Swichable between -10 dbV and +4 dBu reference. |
| Through system SNR: | $>89 \mathrm{~dB}[$ Bandpass $22 \mathrm{~Hz}-22 \mathrm{kHz}]$ |
| Through system THD: | $<0.01 \%$ typically $0.005 \% \quad[\mathrm{Bandpass} 22 \mathrm{~Hz}-22 \mathrm{kHz}]$ |
| Bandwidth (1dB): | 20 Hz to 20 kHz |
| Sample rate: | $32 \mathrm{kHz}-5 \%$ to $48 \mathrm{kHz}+5 \%$ |
|  | $($ locked to sync source) |
| Internal sync crystals: | $32 \mathrm{kHz}, 44.0559 \mathrm{kHz}, 44.1 \mathrm{kHz}, 48 \mathrm{kHz}$ |

### 26.1.2 AES/EBU Inputs

Number: 12 (pairs)
Minimum differential: 200 mV
Input impedence: $\quad 110$ Ohms transformer isolated
Input frequency: 30 kHz to 50 kHz
MFX3 is insensitive to channel status.

### 26.1.3 SPDIF Inputs

Number: 12 (pairs)
Minimum level: $\quad 200 \mathrm{mV}$
Input impedence: 75 Ohms
Input frequency:
30 kHz to 50 kHz
MFX3 is insensitive to channel status.

### 26.1.4 AES/EBU Outputs

Number: 12 (pairs)
Output level: 4V
Output impedence
110 Ohms transformer isolated
Output frequency:
$32 \mathrm{kHz}-5 \%$ to $48 \mathrm{kHz}+5 \%$
(locked to sync source)

### 26.1.5 SPDIF Outputs

Number: 12 (pairs)
Output level: $\quad 0.5 \mathrm{~V}$
Output impedence: 75 Ohms
Output frequency: $\quad 32 \mathrm{kHz}-5 \%$ to $48 \mathrm{kHz}+5 \%$
(locked to sync source)

### 26.1.6 Digital Output Channel Status <br> SPDIF Digital Audio <br> Copy prohibit (controlled from user interface) <br> No pre-emphasis <br> AES/EBU <br> Professional <br> Normal Audio <br> Source Locked <br> Sample Frequency set to project sample rate <br> Stereophonic <br> 24bit word length

Note: The channel status is globally selected from the user interface BLUE-Digi menu OUTPUT submenu.

### 26.1.7 ESP-DIO serial interface

Baud rate: 19200
Format: 8 bits, 1 stop bit, no parity, RS232

### 26.1.8 LTC Inputs

Number: 2
Input level:
Input impedence:
Input rate:
-20 dBu to +10 dBu
>10k Ohms
$1 / 80 \mathrm{x}$ playspeed to 30 x playspeed

### 26.1.9 LTC Output

Output level:
Output impedance:
Output rate:
0 dBu
33 Ohms
locked to playback rate

### 26.1.10 AES Sync input

Minimum differential: 200 mV
Input impedance:
Input frequency:
110 Ohms transformer isolated
30 kHz to 50 kHz
MFX3 is insensitive to channel status.

### 26.1.11 AES Sync output

| Output level: | 4 V |
| :--- | :--- |
| Output impedence: | 110 Ohms transformer isolated |
| Output frequency: | $32 \mathrm{kHz}-5 \%$ to $48 \mathrm{kHz}+5 \%$ |
|  | (locked to sync source) |
| Data: | Digital zeroes |
| Channel Status: | Professional |
|  | Normal Audio |
|  | Source Locked |
|  | Sample Frequency set to project rate Stereophonic |
|  | 24 bit word length |

### 26.1.12 MIDI INPUTS AND OUTPUTS

Standard
26.1.13 Video Sync/ Vic input

Note: VITC Input is not currently supported
Impedence: $\quad 75$ Ohms terminated
Level: $\quad 0.5 \mathrm{~V}$ to 2 V
Field rate: $\quad 24 \mathrm{~Hz}-5 \%$ to $60 \mathrm{~Hz}+5 \%$

### 26.1.14 Sony Slave

Standard

### 26.1.15 Sony Master

Standard

### 26.1.16 GPO

| Output type: | Open collector |
| :--- | :--- |
| Maximum voltage: | 30 V |
| Maximum current: | 40 mA |

### 26.1.17 RS232

Standard (same as Personal Computer)

### 26.1.18 Word clock in

Input impedance:
Input frequency:

### 26.1.19 Word clock output

Output drive:
Output frequency:
75 Ohms load
$32 \mathrm{kHz}-5 \%$ to $48 \mathrm{kHz}+5 \%$
(locked to sync source)

### 26.2 Pinout Information

### 26.2.1 Analogue Inputs

| Connectors | 1x 15 pin D-mini Female |
| :--- | :--- |
| Input | Balanced |
| Input level | +22 dBu max |
| Input sensitivity | $-10 \mathrm{dBu} /+4 \mathrm{dBu}$ switched |
| Input attenuation range | 14 dB to -99 dB |
| Input impedance | $>10 \mathrm{~K}$ ohm |
| Pin 1 | Frame Ground |
| Pin 2 | IN 1 GND |
| Pin 3 | IN $2+$ |
| Pin 4 | IN $2-$ |
| Pin 5 | IN 3 GND |
| Pin 6 | IN $4+$ |
| Pin 7 | IN $4-$ |
| Pin 8 | NC |
| Pin 9 | IN $1+$ |
| Pin 10 | IN $1-$ |
| Pin 11 | IN 2 GND |
| Pin 12 | IN 3+ |
| Pin 13 | IN 3- |
| Pin 14 | IN 4 GND |
| Pin 15 | NC |

Audio input cables should be wired using male connectors as the MFX input is a female connector as seen below.


### 26.2.2 AnalogueOutputs

| Connectors | 1x 15 Pin D-mini Male |
| :---: | :---: |
| Output | Electronic Balanced Differential |
| Output Level | +22 dBu max at 0 dB digital full scale (nominal +4 dBu ) |
| Output impedance | < 55 ohms |
| Output load | 600 ohms minimum |
| Pin 1 | Frame GND |
| Pin 2 | OUT 1 GND |
| Pin 3 | OUT $2+$ |
| Pin 4 | OUT 2 - |
| Pin 5 | OUT 3 GND |
| Pin 6 | OUT $4+$ |
| Pin 7 | OUT 4 - |
| Pin 8 | NC |
| Pin 9 | OUT $1+$ |
| Pin 10 | OUT 1 - |
| Pin 11 | OUT 2 GND |
| Pin 12 | OUT $3+$ |
| Pin 13 | OUT 3 - |
| Pin 14 | OUT 4 GND |
| Pin 15 | NC |

Audio output cables should be wired using female connectors as the MFX output is a male connector as seen below.


### 26.2.3 AES / EBU INPUT

Connector
Channels
Sample Rates
Input Type
Input Level
Pin 17
Pin 18
Pin 19
Pin 35
Pin 36
Pin 37

### 26.2.3 AES / EBU OUTPUT

Connector
Channels
Sample Rates
Output level
Pin 14
Pin 15
Pin 16
Pin 32
Pin 33
Pin 34

### 26.2.4 SPDIF INPUT

Connector
Channels
Sample Rates
Input level
Pin 12
Pin 13
Pin 30
Pin 31

37 way D-mini Female
2 x Stereo pairs per I/O Module
44.1 KHz , $48.0 \mathrm{KHz}, 32 \mathrm{KHz}, 44.056 \mathrm{KHz}$

200 mv Differential Minimum
+22 dBu Peak
AES IN 1 GND
AES IN 2-
AES IN 2+
AES IN 1-
AES IN 1+
AES IN 2 GND

37 way D-mini Female
2 x Stereo pairs per I/O Module
$44.1 \mathrm{KHz}, 48 \mathrm{KHz}, 32 \mathrm{KHz}, 44.056 \mathrm{KHZ}$
4.3v Minimum

AES OUT 1 GND
AES OUT 1-
AES OUT 1+
AES OUT 2-
AES OUT 2+
AES OUT 2 GND

37 way D-mini Female
2 x Stereo pairs per I/O Module
44.1 KHz, $48 \mathrm{KHz}, 32 \mathrm{KHz}, 44.056 \mathrm{KHz}$

200 mv minimum
SPDIF IN 1
SPDIF IN 2
SPDIF IN 1 GND
SPDIF IN 2 GND

### 26.2.5 SPDIF OUTPUT

Connector
Channels
Sample Rates
Output Level
Pin 10
Pin 11
Pin 28
Pin 29

37 way D-mini Female
2 Stereo pairs per I/O Module
44.1 KHz, $48 \mathrm{KHz}, 32 \mathrm{KHz}, 44.056 \mathrm{KHz}$
0.5 v p-p

SPDIF OUT 1
SPDIF OUT 2
SPDIF OUT 1 GND
SPDIF OUT 2 GND

### 26.2.6 GROUND \& NO CONNECTIONS

Connector
Pin 1
Pin 2
Pin 3
Pin 4
Pin 5
Pin 6
Pin 20
Pin 21
Pin 22
Pin 23
Pin 24

37 way D-mini Female
GND
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC

Use male connector when assembling cable looms.

### 26.2.7 LTCA and LTCB Inputs

XLR Female $\quad-20 \mathrm{dBm}$ to +10 dBm
Pin 1
GND
Pin 2
IN +
Pin 3
IN -
IMPORTANT NOTE: Unbalanced loads should be connected to Pin 1 Ground and Pin 3 Signal. Pin 2 should not be connected to ground.

### 26.2.8 LTC OUTPUT

| XLR Male | 0 dBm |
| :--- | :--- |
| Pin 1 | GND |
| Pin 2 | OUT + |
| Pin 3 | OUT - |

### 26.2.9 AES SYNC Input

XLR Female

| Pin 1 | GND |
| :--- | :--- |
| Pin 2 | IN + |
| Pin 3 | IN- |

### 26.2.10 AES SYNC OUT

XLR Male

| Pin 1 | GND |
| :--- | :--- |
| $\operatorname{Pin} 2$ | OUT + |
| Pin 3 | OUT - |

### 26.2.11 MIDI

MIDI IN A, MIDI IN B, MIDI IN C, MIDI IN D
5 pin DIN 180
Pin 1 NC
Pin 2 NC
Pin 3 NC
Pin $4 \quad$ IN+
Pin 5 IN-
MIDI OUT A, MIDI OUT B, MIDI OUT C, MIDI OUT D
5 pin DIN 180

Pin 1
Pin 2
Pin 3
Pin 4
Pin 5
OUT-

### 26.2.12 Video Sync Input

BNC 1v p-p 75 Ohms terminated

### 26.2.13 Mfx In and Mfx Out

MFX IN and MFX OUT are not currently used.

| MFX OUT |  | MFX IN |  |
| :---: | :---: | :---: | :---: |
| DB15 VGA Female |  | DB15 VGA Female |  |
| Pin 1 | GND | Pin 1 | GND |
| Pin 2 | TXS- | Pin 2 | RXM- |
| Pin 3 | RXS- | Pin 3 | TXM- |
| Pin 4 | ZTPS- | Pin 4 | ZTPM- |
| Pin 5 | WCLKS- | Pin 5 | WCLKM- |
| Pin 6 | NC | Pin 6 | NC |
| Pin 7 | TXS+ | Pin 7 | RXM + |
| Pin 8 | RXM + | Pin 8 | TXM + |
| Pin 9 | ZTPS+ | Pin 9 | ZTPM + |
| Pin 10 | WCLKS+ | Pin 10 | WCLKM + |
| Pin 11 | NC | Pin 11 | NC |
| Pin 12 | NC | Pin 12 | NC |
| Pin 13 | NC | Pin 13 | NC |
| Pin 14 | NC | Pin 14 | NC |
| Pin 15 | NC | Pin 15 | NC |

### 26.2.14 9-Pin

| SONY A, SONY B |  | SONY SLAVE |  |
| :--- | :--- | :--- | :--- |
| DB9 Male |  | DB9 Female |  |
| Pin 1 | GND | Pin 1 |  |
| Pin 2 | TX- | Pin 2 | GND |
| $\operatorname{Pin} 3$ | RX + | $\operatorname{Pin} 3$ | RX- |
| $\operatorname{Pin} 4$ | GND | $\operatorname{Pin} 4$ | TX + |
| $\operatorname{Pin} 5$ | Frame sync | $\operatorname{Pin} 5$ | GND |
| $\operatorname{Pin} 6$ | GND | $\operatorname{Pin} 6$ | Frame sync |
| $\operatorname{Pin} 7$ | TX + | $\operatorname{Pin} 7$ | GND |
| $\operatorname{Pin} 8$ | RX- | $\operatorname{Pin} 8$ | RX + |
| $\operatorname{Pin} 9$ | GND | $\operatorname{Pin} 9$ | TX- |

### 26.2.15 WCLK IN

word clock sync TTL input
BNC
1 HCMOS load

### 26.2.16 WCLK OUT

word clock sync TTL output
BNC
max 1 TTL load

### 26.2.17 VITC IN

Note: VITC is not currently supported.
BNC
1vp-p, 75 Ohms terminated

### 26.2.18 General Purpose Outputs

DB9 Male Open Collector 30v max, 40 mA max

| Pin 1 | GND |
| :--- | :--- |
| Pin 2 | GPO 1 |
| Pin 3 | GPO 2 |
| Pin 4 | GPO |
| Pin 5 | GPO |
| Pin 6 | GPO |
| Pin 7 | GPO |
| Pin 8 | GPO |
| Pin 9 | GPO |

### 26.2.19 Serial Port (RS232)

| DB9 Male | RS232 |
| :--- | :--- |
| Pin 1 | NC |
| Pin 2 | RX |
| Pin 3 | TX |
| Pin 4 | DTR |
| Pin 5 | GND |
| Pin 6 | DSR |
| Pin 7 | RTS |
| Pin 8 | CTS |
| Pin 9 | NC (RI $)$ |

### 26.2.20 SCSI Interface <br> Single ended SCSI port <br> 50 way Centronics

### 26.2.21 Mfx Console Connection

Centronics 24 pin Female

| Pin 1 | Gnd | Pin 13 | Gnd |
| :---: | :---: | :---: | :---: |
| Pin 2 | N/C | Pin 14 | Gnd |
| Pin 3 | N/C | Pin 15 | N/C |
| Pin 4 | N/C | Pin 16 | Gnd |
| Pin 5 | TX422+ | Pin 17 | TX422- |
| Pin 6 | RX422+ | Pin 18 | RX422- |
| Pin 7 | KEY+ | Pin 19 | KEY- |
| Pin 8 | MFX Sense | Pin 20 | N/C |
| Pin 9 | MIDI OUT+ | Pin 21 | MIDI OUT- |
| Pin 10 | MIDI IN+ | Pin 22 | MIDI IN- |
| Pin 11 | KBD232 | Pin 23 | NC |
| Pin 12 | Data 1 | Pin 24 | Data 2 |

### 26.2.22 Video Monitor

VGA video
DB15 VGA Female
Pin 1
Pin 2
Pin 3
Pin 4
Pin 5
Pin 6
Pin 7
Pin 8
Pin 9
Pin 10
Pin 11
Pin 12
Pin 13
Pin 14
Pin 15
$512 \times 512$ resolution
Hsync 31.250 kHz Vsync 50 Hz Bandwidth 20MHz RED

GREEN
BLUE
GND
GND
GND
GND
GND
NC
GND
GND
NC
HSYNC
VSYNC
NC

### 26.2.23 Printer

Baud-Rate 38400 or 9600,8 bits, 1 stop bit, No Parity. SERIAL INPUT printers ONLY. EPSON ESC/P - 9 pin protocol or ESC/P2-24 pin protocol (preferred).

Serial cable when using DTR handshaking:

| Fairlight |  | Printer |  |
| :--- | :--- | :--- | :--- |
| Sync I/O RS232 | D9 Male | D25 |  |
| Pin | Name | Pin |  |
| 1 | N/C |  | Name |
| 2 | RxD | 2 | TxD |
| 3 | TxD | 3 | RxD |
| 4 | DTR | 6 | DSR |
| 5 | Gnd | 7 | Gnd |
| 6 | DSR | 20 | DTR |
| 7 | RTS | 5 | CTS |
| 8 | CTS | 4 | RTS |
| 9 | N/C |  |  |
| All other pins unused. |  |  |  |

When using XON/XOFF handshaking, a Null Modem cable should be used.
To change the printer configuration, type <esc> 'S' from the Disk Recorder. Change the printer parameters with the mouse.

### 26.2.24 MFX Console Pinouts

Centronics 24 pin Female

| Pin 1 | Gnd |  |  |
| :---: | :---: | :---: | :---: |
| Pin 2 | N/C | Pin 20 | Gnd |
| Pin 3 | N/C | Pin 21 | Gnd |
| Pin 4 | N/C | Pin 22 | N/C |
| Pin 5 | N/C | Pin 23 | Gnd |
| Pin 6 | Data 1 | Pin 24 | Data 2 |
| Pin 7 | KBD232 | Pin 25 | N/C |
| Pin 8 | MIDI OUT + | Pin 26 | MIDI OUT - |
| Pin 9 | MIDI IN + | Pin 27 | MIDI IN - |
| Pin 10 | Gnd | Pin 28 | SYSC |
| Pin 11 | Key + | Pin 29 | Key - |
| Pin 12 | TX $422+$ | Pin 30 | TX 422- |
| Pin 13 | RX 422 + | Pin 31 | RX 422 - |
| Pin 14 | N/C | Pin 32 | N/C |
| Pin 15 | N/C | Pin 33 | Gnd |
| Pin 16 | N/C | Pin 34 | N/C |
| Pin 17 | N/C | Pin 35 | N/C |
| Pin 18 | N/C | Pin 36 | Remote RX |
| Pin 19 | N/C | Pin 37 | Remote TX |

### 27.0 Software

### 27.1 Application Components

The MFX3plus is divided up into approximately 32 directories and about 572 files. The root level directory on of a MFX3plus boot drive contains 6 files that are required to run the application. The number of files and directories varies from release to release.

In revision 14, the root level directory is also where projects (.MT files) are found. Due to the connectivity features in revision 15, the project page displays files of all types, not just .MT files. Even though the root level directory on a rev 15 drive can contain projects, many users prefer to keep projects in separate directories to make the project page display easier to navigate for projects. It is important to keep this in mind when attempting file maintenance or repair on a revision 15 boot drive.

The files listed below can be found starting from root level directory of an RBF disk with the MFX3Plus application installed. All files are required by the system, some information may accompany them in the list.
dd.bf
Disk Bootfile
startup.dev
Development Startup
startup.user
Customer's startup file
startup.osk30
OSK30 Startup File
release.list
Release list for file release
machine
Machine ID Detection
CMDS/attr
CMDS/break
CMDS/cio
CMDS/cmp
CMDS/code
CMDS/com
CMDS/compress
CMDS/copy
CMDS/csl
CMDS/date
CMDS/dcheck
CMDS/deiniz
CMDS/del
CMDS/deldir
CMDS/devs
CMDS/dir
CMDS/dird
CMDS/diskcache
CMDS/dsave
CMDS/dump
CMDS/echo
CMDS/events
CMDS/format
CMDS/free

CMDS/fixmod<br>CMDS/frestore<br>CMDS/fsave<br>CMDS/grep<br>CMDS/ident<br>CMDS/iniz<br>CMDS/irqs<br>CMDS/link<br>CMDS/list<br>CMDS/load<br>CMDS/login<br>CMDS/kermit<br>CMDS/makdir<br>CMDS/make<br>CMDS/math881<br>CMDS/mdir<br>CMDS/mfree<br>CMDS/moded<br>CMDS/os9gen<br>CMDS/p2init<br>CMDS/partdgen<br>CMDS/paths<br>CMDS/pd<br>CMDS/printenv<br>CMDS/procs<br>CMDS/rename<br>CMDS/save<br>CMDS/setime<br>CMDS/shell<br>CMDS/sleep<br>CMDS/tape<br>CMDS/tapegen<br>CMDS/tapestart<br>CMDS/tee<br>CMDS/touch<br>CMDS/tmode<br>CMDS/tsmon

CMDS/umacs
CMDS/unlink
CMDS/xmode
CMDS/BOOTOBJS/nil
CMDS/BOOTOBJS/null
CMDS/BOOTOBJS/pcf
CMDS/BOOTOBJS/pipe
CMDS/BOOTOBJS/pipe2
CMDS/BOOTOBJS/pipeman
CMDS/BOOTOBJS/ram
CMDS/BOOTOBJS/rbsccs
CMDS/BOOTOBJS/rbvccs
CMDS/BOOTOBJS/sbf
SYS/errmsg
SYS/loadisp
SYS/moded.fields
SYS/motd
SYS/password.release
SYS/qsys.cfg
SYS/startisp
SYS/startnfs.client
SYS/startnfs.server
SYS/termcap
USR/PIX/5pt.font
USR/PIX/8pt.font
USR/PIX/9pt.font
USR/PIX/LED.font
USR/PIX/fame.ras
USR/PIX/logo.bit
USR/PIX/mfx3.ras
USR/PIX/padlock.bit
USR/PIX/padlock.pix
USR/PIX/files.pix
USR/PIX/redtick.pix
USR/.login
USR/CMDS/abpublish
USR/CMDS/abupgrade
USR/CMDS/abdelete
USR/CMDS/abdebug
USR/CMDS/amd
USR/CMDS/ash
USR/CMDS/bdd
USR/CMDS/befame
USR/CMDS/befameold
USR/CMDS/belogin
USR/CMDS/bemfx
USR/CMDS/beshell
USR/CMDS/bogomips
USR/CMDS/bootgen
USR/CMDS/bsh
USR/CMDS/cdw
USR/CMDS/chown
USR/CMDS/comms
USR/CMDS/crc
USR/CMDS/dcc
USR/CMDS/dccdump
USR/CMDS/df

USR/CMDS/dfn_backup
USR/CMDS/dfn_tbackup
USR/CMDS/dfnserver
USR/CMDS/dgt00x00_000
USR/CMDS/differ
USR/CMDS/dinfo
USR/CMDS/diskinit
USR/CMDS/drt
USR/CMDS/dtst
USR/CMDS/dubchart
USR/CMDS/dvcs
USR/CMDS/e
USR/CMDS/ed
USR/CMDS/errmesg
USR/CMDS/erx
USR/CMDS/espfind
USR/CMDS/esprz
USR/CMDS/espsz
USR/CMDS/fame
USR/CMDS/fame2
USR/CMDS/famesession
USR/CMDS/famesession2
USR/CMDS/fametest
USR/CMDS/fdtool
USR/CMDS/ffs
USR/CMDS/file_gopher
USR/CMDS/find
USR/CMDS/fromfame
USR/CMDS/gfx
USR/CMDS/gfxconfirm
USR/CMDS/gfxdisp
USR/CMDS/gfxecho
USR/CMDS/gfxenter
USR/CMDS/gfxglob
USR/CMDS/gfxio
USR/CMDS/gfxkeymouse
USR/CMDS/gfxlaunch
USR/CMDS/gfxram
USR/CMDS/gfxsub
USR/CMDS/gfxterm
USR/CMDS/gfxtvt
USR/CMDS/gfxwm
USR/CMDS/globals
USR/CMDS/gzip
USR/CMDS/httpd
USR/CMDS/iestat
USR/CMDS/ifconfig
USR/CMDS/inq
USR/CMDS/iopack
USR/CMDS/ipilinks
USR/CMDS/ipis
USR/CMDS/kill_espmsg
USR/CMDS/ksh
USR/CMDS/lha
USR/CMDS/lharc
USR/CMDS/list_espmsg
USR/CMDS/lpr

USR/CMDS/lzw
USR/CMDS/march
USR/CMDS/mdrcheck
USR/CMDS/mdrmsg
USR/CMDS/mdrstart
USR/CMDS/mdump
USR/CMDS/mediad
USR/CMDS/mfx3
USR/CMDS/mfxecho
USR/CMDS/mfxload
USR/CMDS/mfxmouse
USR/CMDS/mfxsession
USR/CMDS/mfxstart
USR/CMDS/mfxstartf
USR/CMDS/mfxstartf2
USR/CMDS/mfxstartft
USR/CMDS/mlist
USR/CMDS/monitor
USR/CMDS/move
USR/CMDS/mrestore
USR/CMDS/mutexes
USR/CMDS/mxtest
USR/CMDS/opt
USR/CMDS/patch
USR/CMDS/ped
USR/CMDS/mfxping
USR/CMDS/qmfxtest
USR/CMDS/qrun
USR/CMDS/qserver
USR/CMDS/qshutdown
USR/CMDS/qstart
USR/CMDS/qtvtlog
USR/CMDS/qtvtmsg
USR/CMDS/qtvttest
USR/CMDS/recache
USR/CMDS/restart
USR/CMDS/rz
USR/CMDS/scct
USR/CMDS/scrun
USR/CMDS/scsidm
USR/CMDS/scsiread
USR/CMDS/semas
USR/CMDS/send
USR/CMDS/services
USR/CMDS/session
USR/CMDS/setblksiz
USR/CMDS/setsys
USR/CMDS/soconfig
USR/CMDS/space
USR/CMDS/start_espmsg
USR/CMDS/su
USR/CMDS/sysinfo
USR/CMDS/sysmesg
USR/CMDS/sysmon
USR/CMDS/sz
USR/CMDS/tapemode USR/CMDS/tar

USR/CMDS/tcopy
USR/CMDS/telix
USR/CMDS/timer
USR/CMDS/tod_pd
USR/CMDS/tofame
USR/CMDS/totvt
USR/CMDS/trace
USR/CMDS/traw
USR/CMDS/tree
USR/CMDS/tvtsave
USR/CMDS/tvtemu
USR/CMDS/tvterm
USR/CMDS/unwrap
USR/CMDS/upgrade
MFX Software upgrade utility
USR/CMDS/uudecode
USR/CMDS/uuencode
USR/CMDS/ved
USR/CMDS/viddy
USR/CMDS/wrap
USR/CMDS/xcg3
USR/CMDS/xrelease
Utility for creating the MFX3 releases
USR/CMDS/z
USR/CMDS/noded
USR/CMDS_WX/cg4diag
USR/CMDS_WX/cg4test
USR/CMDS_WX/dccdiag
USR/CMDS_WX/flash
USR/CMDS_WX/hssltest
USR/CMDS_WX/mmu
USR/CMDS_WX/osk30
USR/CMDS_WX/osk30_disk
USR/CMDS_WX/osk30_video
USR/CMDS_WX/osk30_kbd
USR/CMDS_WX/setup
USR/CMDS_WX/scanpci
USR/CMDS_WX/scsicache
USR/CMDS_WX/termmode
USR/CMDS_WX/xload
USR/CMDS_WX/netstart
USR/CMDS_WX/enesppci
USR/CMDS_WX/BOOTOBJS/bigram
USR/CMDS_WX/BOOTOBJS/com0
USR/CMDS_WX/BOOTOBJS/dbug
USR/CMDS_WX/BOOTOBJS/dongle
USR/CMDS_WX/BOOTOBJS/esptrap
USR/CMDS_WX/BOOTOBJS/exabyte_1024
USR/CMDS_WX/BOOTOBJS/exabyte_512
USR/CMDS_WX/BOOTOBJS/fame232
USR/CMDS_WX/BOOTOBJS/flight
USR/CMDS_WX/BOOTOBJS/frommfx
USR/CMDS_WX/BOOTOBJS/hssl
USR/CMDS WX/BOOTOBJS/hs0
USR/CMDS_WX/BOOTOBJS/hs1
USR/CMDS_WX/BOOTOBJS/ie0_WS
USR/CMDS_WX/BOOTOBJS/ifws

USR/CMDS_WX/BOOTOBJS/ipconfig USR/CMDS_WX/BOOTOBJS/irqcount USR/CMDS_WX/BOOTOBJS/macfm USR/CMDS_WX/BOOTOBJS/mdrfm USR/CMDS_WX/BOOTOBJS/mfx232 USR/CMDS_WX/BOOTOBJS/mfxd USR/CMDS_WX/BOOTOBJS/mouse USR/CMDS_WX/BOOTOBJS/moused USR/CMDS_WX/BOOTOBJS/flfs USR/CMDS_WX/BOOTOBJS/nvr USR/CMDS_WX/BOOTOBJS/nvramd USR/CMDS_WX/BOOTOBJS/osksyscalls USR/CMDS_WX/BOOTOBJS/p1 USR/CMDS_WX/BOOTOBJS/p2 USR/CMDS_WX/BOOTOBJS/qc USR/CMDS_WX/BOOTOBJS/qssd USR/CMDS_WX/BOOTOBJS/qterm USR/CMDS_WX/BOOTOBJS/pc USR/CMDS_WX/BOOTOBJS/r0 USR/CMDS_WX/BOOTOBJS/r1 USR/CMDS_WX/BOOTOBJS/rbgen USR/CMDS_WX/BOOTOBJS/rbuccs USR/CMDS_WX/BOOTOBJS/scsd USR/CMDS_WX/BOOTOBJS/sysmbuf USR/CMDS_WX/BOOTOBJS/tomfx USR/CMDS_WX/BOOTOBJS/ts USR/CMDS_WX/BOOTOBJS/tvt USR/CMDS_WX/BOOTOBJS/tvtctrl USR/CMDS_WX/BOOTOBJS/tvtd USR/CMDS_WX/BOOTOBJS/esppcid USR/CMDS_WX/BOOTOBJS/netman USR/CMDS_WX/BOOTOBJS/netd USR/CMDS_WX/BOOTOBJS/net82557 USR/CMDS_WX/BOOTOBJS/if82557 USR/CMDS_WX/BOOTOBJS/hostfm USR/CMDS_WX/BOOTOBJS/anetd USR/CMDS_WX/BOOTOBJS/wvf USR/CMDS_WX/BOOTOBJS/akaifm USR/CMDS/MFX/all_play USR/CMDS/MFX/beeps USR/CMDS/MFX/consoled USR/CMDS/MFX/edump USR/CMDS/MFX/fd USR/CMDS/MFX/fdef USR/CMDS/MFX/filex USR/CMDS/MFX/ibm USR/CMDS/MFX/inputs USR/CMDS/MFX/gfxabase USR/CMDS/MFX/law USR/CMDS/MFX/ls USR/CMDS/MFX/m USR/CMDS/MFX/mdl USR/CMDS/MFX/mdrccq_pb USR/CMDS/MFX/mdrdcc USR/CMDS/MFX/mdrdevice_pb USR/CMDS/MFX/mdreq_pb USR/CMDS/MFX/mdrextfiles_pb

USR/CMDS/MFX/mdrfade_pb USR/CMDS/MFX/mdrfiles_pa USR/CMDS/MFX/mdrfs USR/CMDS/MFX/mdrint USR/CMDS/MFX/mdrioq_pb USR/CMDS/MFX/mdrlevel_pb USR/CMDS/MFX/mdrmarks_pb USR/CMDS/MFX/mdrmpatch_pa USR/CMDS/MFX/mdrname_pa USR/CMDS/MFX/mdrpassword_pb
USR/CMDS/MFX/mdrpatch_pa USR/CMDS/MFX/mdrrtfx_pb USR/CMDS/MFX/mdrscitask USR/CMDS/MFX/mdrtake_pb USR/CMDS/MFX/mdrtracks_pa USR/CMDS/MFX/mdruser_pa USR/CMDS/MFX/mdrwaves_pb USR/CMDS/MFX/mdrwavex_pb USR/CMDS/MFX/mdrwavi_pb USR/CMDS/MFX/mdrwfld USR/CMDS/MFX/mdrwsmain USR/CMDS/MFX/mdrwsplay USR/CMDS/MFX/mfxack USR/CMDS/MFX/mfxalready USR/CMDS/MFX/mfxdump USR/CMDS/MFX/mfxkey USR/CMDS/MFX/mix USR/CMDS/MFX/mixint USR/CMDS/MFX/mxr USR/CMDS/MFX/noinputs USR/CMDS/MFX/omdlexport USR/CMDS/MFX/out24
USR/CMDS/MFX/quit USR/CMDS/MFX/readakai USR/CMDS/MFX/password USR/CMDS/MFX/readomf USR/CMDS/MFX/readwvf USR/CMDS/MFX/recdata USR/CMDS/MFX/red USR/CMDS/MFX/redbook USR/CMDS/MFX/rtb USR/CMDS/MFX/rw USR/CMDS/MFX/stop USR/CMDS/MFX/swap USR/CMDS/MFX/tcs_start USR/CMDS/MFX/topwin_pc USR/CMDS/MFX/ver USR/CMDS/MFX/wavi USR/CMDS/MFX/wavx USR/CMDS/MFX/wd USR/CMDS/MFX/ws USR/CMDS/MFX/wvfs USR/CMDS/MFX/feather USR/DCC/dilate.bin USR/DCC/gain.bin USR/DCC/mdr.bin USR/DCC/mdx.bin

USR/DCC/mix.bin
USR/MFX/ login
USR/MFX/abase.form
USR/MFX/abase.pform
USR/MFX/mfx.raw
USR/MFX/mfk.raw
USR/MFX/mfk2.raw
USR/MFX/mfx.dummy
USR/QSYS/diotask
USR/QSYS/qctest
USR/QSYS/qmfx
USR/QSYS/qmfxcomms
USR/QSYS/qmidia
USR/QSYS/qprocs
USR/QSYS/qprinter
USR/QSYS/qshell
USR/QSYS/qsonic
USR/QSYS/qsys
USR/SC/.login
USR/SC/CMDS/scdiag
USR/SC/CMDS/BOOTOBJS/osk30kernel
USR/QSYS/TCS/cman
USR/QSYS/TCS/dman
USR/QSYS/TCS/dman_sony
USR/QSYS/TCS/gengen
USR/QSYS/TCS/ltcrdr
USR/QSYS/TCS/mdr
USR/QSYS/TCS/tbase
USR/QSYS/TCS/tcsmain
USR/QSYS/TCS/tman
USR/DIO/dioprog.s
USR/ESPPCI/pciwfm.lod
USR/ESPPCI/V4/pciwfm.lod
USR/ESPPCI/V5/pciwfm.lod
USR/ROMS/applrom
USR/ROMS/app2rom
USR/ROMS/blowall
USR/ROMS/checkall
USR/ROMS/wxrom
USR/ROOT/.history
USR/ROOT/.login
USR/ROOT/.shellrc
USR/SYS/make.host.template
USR/SYS/dfn_cfg
USR/SYS/image.pal
USR/SYS/mdr_cfg
USR/SYS/mdr_data
USR/SYS/mdr_pages
USR/SYS/mfx_copyright
USR/SYS/mfx_version
USR/SYS/mfxenviron
USR/SYS/mfxready.bin
USR/SYS/setup
USR/SYS/sony_id
USR/SYS/system.pal
USR/SYS/tcs_cfg
USR/XILINX/x_dcc.bin

USR/XILINX/x_pll.bin
USR/XILINX/x_pll16.bin
USR/XILINX/x_pll17.bin
USR/XILINX/x_pll18.bin
USR/XILINX/x_syn.bin
USR/XILINX/ADDRESS.bin
USR/XILINX/AXDATA.bin
USR/XILINX/AXDATA2.bin
USR/XILINX/DXDATA.bin
USR/XILINX/DXTEST1.bin
USR/XILINX/DXTEST2.bin
USR/XILINX/REGISTER.bin
USR/XILINX/VIDADD.bin
USR/XILINX/wb.bin
USR/XILINX/wbgs.bin
USR/XILINX/wbgb.bin
USR/XILINX/wbgsp.bin
USR/XILINX/wbgbp.bin
CMDS/arpstat
CMDS/exportfs
CMDS/ftp
CMDS/ftpd
CMDS/ftpdc
CMDS/hostname
CMDS/idbgen
CMDS/ifstat
CMDS/inetd
CMDS/ipstat
CMDS/ispstart
CMDS/ispcfg
CMDS/ping
CMDS/mbinstall
CMDS/mount
CMDS/mountd
CMDS/netstat
CMDS/ndpd
CMDS/ndpdc
CMDS/ndpio
CMDS/nfsc
CMDS/nfsd
CMDS/nfsstat
CMDS/nppd
CMDS/nppdc
CMDS/portmap
CMDS/routed
CMDS/rpcdbgen
CMDS/telnet
CMDS/telnetd
CMDS/telnetdc
CMDS/undpd
CMDS/undpdc
CMDS/BOOTOBJS/ISP/SysMbuf
CMDS/BOOTOBJS/ISP/ifloop
CMDS/BOOTOBJS/ISP/ifman
CMDS/BOOTOBJS/ISP/inet
CMDS/BOOTOBJS/ISP/ip
CMDS/BOOTOBJS/ISP/lo0

CMDS/BOOTOBJS/ISP/netdb_resolv
CMDS/BOOTOBJS/ISP/netdb_small
CMDS/BOOTOBJS/ISP/nfs
CMDS/BOOTOBJS/ISP/nfs_devices
CMDS/BOOTOBJS/ISP/nfsnul
CMDS/BOOTOBJS/ISP/pk
CMDS/BOOTOBJS/ISP/pkdvr
CMDS/BOOTOBJS/ISP/pkman
CMDS/BOOTOBJS/ISP/pks
CMDS/BOOTOBJS/ISP/sockdvr
CMDS/BOOTOBJS/ISP/sockman
CMDS/BOOTOBJS/ISP/tcp
CMDS/BOOTOBJS/ISP/udp
CMDS/BOOTOBJS/ISP/af_ether
CMDS/BOOTOBJS/ISP/af_unix
USR/CMDS/remotedc
USR/CMDS/remoted
USR/HTTP/FairlightLogo.gif
USR/HTTP/UnderConstruction.gif
USR/HTTP/bullet2.gif
USR/HTTP/index.html
USR/HTTP/line.gif
USR/HTTP/riffmci.html
USR/HTTP/rule18.gif
USR/HTTP/sh.html
USR/HTTP/slurrytile.gif
USR/HTTP/AB/absrch.cgi
USR/HTTP/AB/absrch.html
ETC/Makefile
ETC/host.conf
ETC/hosts
ETC/hosts.equiv
ETC/inetdb
ETC/inetd.conf
ETC/networks
ETC/nfs.map
ETC/nfsd.map
ETC/protocols
ETC/readme.txt
ETC/resolv.conf
ETC/rpc
ETC/rpcdb
ETC/services
USR/WINNT/X86/anetd.exe
USR/WINNT/X86/dfnserver.exe
USR/WINNT/X86/dfn_cfg
USR/WINNT/X86/index.html
USR/WINNT/X86/doco.html
USR/LATTICE/download.html
USR/LATTICE/index.html
USR/LATTICE/wxcgpc7.zip

### 27.2 Upgrading 14.2 Software Revisions

### 27.2.1 From Exabyte Tape:

1. Connect Exabyte drive, set to ID 5 .
2. Power up the Exabyte drive and insert software tape.
3. Power up (or restart) the MFX3 ${ }^{\text {plus }}$.
4. At Disk Recorder project page Type: quit <return>. You will be prompted "Close project and shutdown all applications" Type: $\mathbf{y}<$ return $>$.
5. At OS9 \# prompt Type: chd /dd <return>.
6. At OS9 \# prompt Type: upgrade -t <return>. Choose device number from far-left column, (\#\#) e.g. 1 <return> (example only!)
7. You will be asked if you want to format the drive

Answer "no" ( $\mathbf{n}<$ return>) if there are projects on the drive that need to be saved. If in doubt, answer "no".
8. When the upgrade is complete, the system will restart, and load the new console software.
9. From the Project menu screen type: quit<return> You will be prompted " Close project and shutdown all applications" Type: y <return>.
10. At OS9 \# prompt Type: chd/dd/usr/roms <return>.

Type: blowall <return>Three x "GOOD" should be displayed after process is complete
11. Type: chd /dd <return>, (Return to root directory).
12. To save this software in a 'release file' on the boot disk. Type: xrelease <return>.
13. Reboot the system by typing: restart <return>.
14. You will be prompted "are you sure you want to reboot the system?" Type: $\mathbf{y}<$ return $>$.
15. During reboot process the boot cycle may stop @ Prompt "OS-9/68KV3.0 Waveform Executive ‘/Term’ online 98/03/25 at 15:35:49" Press <return>.
16. At OS9 "USER NAME?" prompt type: $\mathbf{m f x}<$ return $>$.
17. At OS9 "MFX" prompt type: bemfx ( For MFX ${ }^{\text {plus }}$ ) or befame (For Fame) <return>.
18. At OS9 "MFX" prompt type: mfx3 <return>.
19. Upon reboot you may be prompted "NVRAM version has changed reconfiguration is forced. Do you want to use recommended NVRAM configuration?

Type: $\mathrm{y}<$ return $>$.

### 27.2.2 From Hard Disk Drive:

1. Connect drive with software release file, set to ID to one of the following addresses that is not used by any other device on the SCSI chain $1,2,3,4$ or 6 .
2. Power up all drives.
3. Power up the MFX3 ${ }^{\text {plus }}$.
4. At Disk Recorder project page Type: quit <return>. You will be prompted "Close project and shutdown all applications" Type y <return>.
5. At OS9 \# prompt Type: chd /scx0 <return> Where "x" = SCSI ID set in step 1.
6. At OS9 \# prompt Type: upgrade <return>. Choose release file to upgrade to and the device number from far-left column, (\#\#) e.g. $1<$ return> (example only!)
7. You will be asked if you want to format the drive

Answer "no" (n <return>) if there are projects on the drive that need to be saved. If in doubt, answer "no".
14. When the upgrade is complete, the system will restart, and load the new console software.
15. From the Project menu screen type: quit <return> You will be prompted " Close project and shutdown all applications" Type $\mathbf{y}<$ return>.
10. At OS9 \# prompt Type: chd /dd/usr/roms <return>.

Type: BLOWALL <return>Three x "GOOD" should be displayed after process is complete
11. Type: chd / dd <return>, (Return to root directory).
20. To save this software in a 'release file' on the boot disk. Type: xrelease <return>.
21. Reboot the system by typing restart <return>.
22. You will be prompted "are you sure you want to reboot the system?" Type: $\mathbf{y}<$ return $>$.
23. During reboot process the boot cycle may stop @ Prompt "OS-9/68KV3.0Waveform Executive ‘/Term' online 98/03/25 at 15:35:49" Press: <return>.
24. At OS9 "USER NAME?" prompt type: $\mathbf{m f x}<$ return>.
25. At OS9 "MFX" prompt type: bemfx ( For MFXPlus) or befame (For Fame) <return>.
26. At OS9 "MFX" prompt type: mfx3 <return>.
27. Upon reboot you may be prompted "NVRAM version has changed reconfiguration is forced. Do you want to use recommended NVRAM configuration? Type $\mathbf{y}<$ return>.

### 27.3 Upgrading 15.1 Software Revisions

Upgrading software in 15.1 is more complicated than our previous releases. These steps apply for both TurboSCSI and PCI Systems. This information should assist you:

IMPORTANTTIPS:
If you are upgrading from 14.2 to 15.1, a new file called /nvr/setup must be created. Please follow steps 1-22

For succeeding installations of Rev 15.1 please follow Steps 1-3 and 6-22.
MFX3+ 15.1 (and above) Software Installation

1. While running MFX3, type quit<RETURN> to exit the program.
2. Type belogin<RETURN> from OS9 prompt
3. Restart MFX3
4. The bootup will stop at a login screen. Type $<$ RETURN $>$, then $\mathbf{m f x}<$ RETURN $>$.
5. Create file /nvr/setup using text editor, by typing ed /nvr/setup<RETURN>

This file should contain the following lines, which you can type verbatim, pressing $<$ RETURN $>$ to move to the next line (the spaces do not matter, they are printed here for convenience):
[Config]
$\mathrm{Web}=\mathrm{on}$
[Web]
HOSTNAME $=$ hostname
IP_ADDRESS $=A A A \cdot B B B \cdot C C C \cdot D D D$
DOMAINNAME $=$ domainname
WHERE: hostname is your unique name for this machine (host) on this network (E.g.: jims_editor)

AAA.BBB.CCC.DD are three numbers, each between 0 and 255 that make up the IP address of this host on this network (see item 6 for correct IP address)
(E.g. 191.100.133.14)
domainname is the domain name where this MFX3 belongs (E.g. studio2). This can be anything you like.
6. Note that no two machines on the same network can have same HOSTNAME or IP_ADDRESS but they can all have the same DOMAINNAME. Numbers AAA.BBB.CCC must be the same as the first three numbers of your NT server IP address (if you have one). AAA should be 192. BBB and CCC can be anything you like except 255 . DDD
must be unique for each machine on the network.
7. Install release 15.1.X using file 15_1_XX.gz
8. Disconnect the machine from the 100 Base Hub (if used).
9. Restart MFX3
10. Login as mfx as in step 4.
11. Remove the modules inetdb and rpcdb from memory by repeatedly typing "unlink inetdb<RETURN>" and "unlink rpcdb<RETURN>" as long as they exist. Once they are completely removed from memory a message like this will appear:
unlink: can’t unlink "inetdb". 000:221 Module Not Found
for "inetdb" and a message like this
unlink: can’t unlink "rpcdb". 000:221 Module Not Found
for "rpcdb"
12. Edit file by typing ED /dd/ETC/hosts<RETURN>
13. Find the line that reads
127.0.0.1 localhost
14. Add a line after it that reads:

AAA.BBB.CCC.DDD hostname
Where hostname and AAA.BBB.CCC.DDD correspond to the name and numbers assigned in step 2
15. Save the file /dd/ETC/hosts (Blue Z saves the file.)
16. Type chd /dd/ETC<RETURN>
17. Type idbgen<RETURN>
18. Type rpcdbgen hostname -c -d -s -r=/dd/ETC <return>
19. Blow all ROMs as follows

Type chd/dd/usr/roms<RETURN $>$
Type blowall<RETURN>
20. Connect the network cable (if used) and reboot MFX
21. If the file server is running check that it appears on the file page with its domain name and hostname.

### 28.0 Disk Drives

### 28.1 FILE FORMATS

The MFX3plus supports the following disk file formats :

### 28.1.1 RBF

RBF (Random Block File) is OS-9's native disk file system. RBF supports drives up to approx. 4 GBytes capacity, with a maximum file size of 4 GBytes. This format is used in Fairlight systems from Rev 14 upwards.
**Note: Boot drives must be 'RBF'.
To initialise a disk drive with the 'RBF' file format:

1) Connect the drive to the SCSI chain of an MFX3plus. Make sure the SCSI I.D. is not shared by any other devices.
2) Quit to the shell... Type: quit <return> y. Type: df <return>. Check the drive to be initialised is present. Check SCSI I.D.
3) Type: diskinit /scX0 -c=128 -v=1024 -z -n=diskname <return>
${ }^{* *}$ Note: ' X ' = SCSI I.D. of the drive to be initialised.
'-n=diskname' is optional. If this option is not included, the volume name (in the Project Menu device box) will default to 'MFX3'.
4) Type: restart <return> y <return>.
5) If the diskinit command fails, replace the '-z' option with a '-r' and try the command again. Always restart after a diskinit command.
\# If a drive larger than 4 gig is initialised as RBF, any disk space outside the 4 gig barrier is not useable. i.e. disk size is limited to 4 gig.
\# Diskinit does not do a low level format on the disk. Most, if not all drives manufactured today, have the ability to automatically relocate bad sectors on the fly so these bad sectors no longer have to be 'mapped out' at format time. Even P.C.'s when 'formatting' a drive do not actually do a format, all blocks are written to and then read back. Any bad blocks are detected in this way and mapped out of the file system at that time.

### 28.1.2 FLFS

FLFS (Fairlight File System) was created by Fairlight to handle devices larger than 4 GBytes. FLFS supports drives of up to 200 GBytes, with a maximum individual file size of 4 GBytes. This format is used in Fairlight systems from Rev 14.2 upwards. (Note: Boot drives cannot be FLFS)

To initialise a disk drive with the FLFS file format :

1) Connect the drive to the SCSI chain of an MFX3plus. Make sure the SCSI I.D. is not shared by any other devices.
2) Quit to the shell... Type: quit <return> y .

Type: df <return> . Check the drive to be initialised is present. Check SCSI I.D.
3) Type: diskinit /scX0 -w -n=diskname <return>
${ }^{* *}$ Note: ' X ' = SCSI I.D. of the drive to be initialised.
'-n=diskname' is optional. If this option is not included, the volume name (in the Project Menu device box) will default to 'No Volume'.
4) Type: restart <return> y <return>.
\# Individual file (project) size is limited to 4 gig.
\# Diskinit does not do a low level format on the disk. Most, if not all drives manufactured today, have the ability to automatically relocate bad sectors on the fly so these bad sectors no longer have to be 'mapped out' at format time. Even P.C.'s when 'formatting' a drive do not actually do a format, all blocks are written to and then read back. Any bad blocks detected in this way and mapped out of the file system at that time.

### 28.1.3 MDR-DOS

MDR-DOS (Multitrack Disk Recorder Disk Operating System) was invented by Fairlight to handle large disk recorder files with very low fragmentation. It supports drives up to approx 4 GBytes, with a maximum file size of 4 GBytes. MDR-DOS was the MFX native file system from Revision 9 software to Rev 12. This format is still supported in the latest software, and can be used to transport files from Rev11 \& 12 into Rev 14.

Disk drive initialisation can only be performed on an MFX2, or an MFX3 (Rev12 only).
To initialise a disk drive with the 'MDRDOS' file format :

1) Connect the drive to the SCSI chain of an MFX2 (Rev11) or MFX3 (Rev12 only). Make sure the SCSI I.D. is not shared by any other devices.
2) Quit to the shell...

Type: quit <return> y .
Type: inq <return>. Check the drive to be initialised is present.
3) Type: scsiformat /scX0 -m <return> (where X=SCSI I.D. of drive to be initialised). This takes approx 10 minutes per gig, though some drives are much quicker.
4) Type: mdrinit /scX0 <return>. Answer y <return> when asked to continue.
5) Type: boot <return>.

### 28.1.4 HFS

HFS (Hierarchical File System) is the Macintosh file system. Fairlight MFX systems can read this file system, and it is used to transport OMF files from Macintosh based systems such as Avid Media Composer and Digidesign ProTools.

Disk drive initialisation to be performed on the host machine (eg. Avid).
Initialization of HFS drive for OMF with FWB Hard Disk Toolkit 2.06 or above.

1. Launch the application with the drive connected on the Macintosh SCSI chain.
2. Select the drive to be initialized from the browser window.
3. Select the Auto Initialize icon from the browser window (last con to the right) or select Auto Initialize from the Devices menu.
4. You will be prompted with the Auto Initialize window.

Choose "Quick" as a format type (default)
Click "OK"
5. A warning message box will pop up

Click "OK"
6. You will be prompted one more time with the same warning window.

Click "OK" again.
When the initialization process is done a Message box will display a successful result message.

The drive is now ready for OMF.

### 28.1.5 FAT-16

FAT-16 (File Allocation Table) supports partitions of up to 2 GBytes, with a maximum file size of 2 GBytes. Fairlight MFX can read and write this disk file system, and it is used to transport WAVE files and other file types between MFX and products based on the PC.

Disk drive initialisation to be performed on the host machine (eg. PC).
To initialize a disk drive for 'FAT16 file format', connect the disk drive to a P.C. running either... 1) Windows 95/98 OR 2) Windows NT O.S.

### 28.1.5.1 From Windows 95/98

Boot to MS-DOS prompt. (Press F8 key when message... ‘Booting’ appears, then select the right startup mode).

1. Type the following command from the command line:

C:l> fdisk <return>
The following screen will appear :

| Microsoft Windows 98 |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Fixed Disk Setup Program |  |  |
| OCopyright Microsoft Corp. 1983 - 1998 |  |  |
| FDISK Options |  |  |
| Current fixed disk drive: | 1 |  |

Choose one of the following:

1. Create DOS partition or Logical DOS Drive
2. Set active partition
3.Delete partition or Logical DOS Drive
4.Display partition information

Enter choice: [1]
Press Esc to exit FDISK
Select "Create DOS partition or Logical DOS Drive"
2. Create a new partition on the new disk. Note that in order to ensure the disk is FAT16 compliant, the partition must not exceed 2 Gb in size (In case of 4 Gb disk, typically two partitions should be created). Newer versions of MS-DOS (Windows 95/98) might offer an option to create partitions larger than 2Gb, but they will not be compatible with MFX3plus software.
3. After the partition(s) have been created, exit fdisk and reboot the P.C. to MS-DOS prompt, as described earlier.
4. Typically, newly formatted partitions will have a 'drive letter' assigned to them in a sequence that follows the disks that are already in system. Eg. If we already have C: and D:, and we create two partitions on a new disk (as described above), they will appear as E : and F : .
5. Format the disks to FAT16 using MS-DOS format utility by executing the following command:

C: \> format X: <return> Where ' X ' is the 'drive letter' of the partition created earlier by fdisk.
6. Repeat the above command for any other newly created partitions.
7. Reboot the P.C. and verify that Windows $95 / 98$ can mount the newly created partition(s). They should appear in 'My Computer' applet as new disks, Eg. E: $\backslash$ and $\mathrm{F}: \$ for the above example.
8. Shutdown PC, remove the disk drive and connect it to an MFX3plus.
9. Restart the MFX3plus and verify that the new partition(s) appear in the device list. Eg. With a FAT16 disk at SCSI I.D. 3, a new partition named C300 will appear.

### 28.1.5.1 From Windows NT Server/Workstation :

1. Connect the disk drive to the P.C.
2. Select Start/Programs/Administrative Tools/Disk Administrator applet... run it.
3. The newly added disk will appear as shaded area.
4. Partition the disk into 2 Gb partition(s) using menus provided.
5. Select Commit Changes Now.
6. Right click onto one of the newly created partition images and select Format.
7. Select MS-DOS format and click OK.
8. Repeat the procedure for any other newly created partitions.
9. Exit Disk Administrator.
10. Verify that Windows 95 has mounted newly created partition(s). They should appear in 'My Computer' applet as new disks.
11. Shutdown Windows NT machine, remove the disk and connect it to an MFX3plus .
12. Restart the MFX3plus and verify that the new partition(s) appear in the device list. Eg. With a FAT16 disk at SCSI I.D. 3, a new partition named C300 will appear.

### 29.0 MediaLink

### 29.1 Media Link Software - Description

Medialink Windows NT software provides the fast link between network interfaces and various applications that are necessary for operation of MediaLink network.

Network protocols used for MediaLink connections are UDP/IP used for ANETD connections and TCP/IP used for DFNSERVER connections.

Module ANETD.EXE serves client calls from MFX3+ machines and otherWindows NT server providing fast network data transfer.

Module DFNSERVER.EXE serves client calls from MFX3+ machines and otherWindows NT server machines providing browsing capabilities, actual data transfers during backup, copy, move, etc.

The following table lists the components that run on Windows NT server machine.

| No | Module | Description | Source/Avail |
| :---: | :---: | :--- | :---: |
| 1 | ANETD.EXE | Windows NT multithreaded server <br> application that handles ANET protocol <br> requests. | FAIRLIGHT ESP Pty Ltd |
| 2 | DFNSERVER.EXE | Windows NT multithreaded server <br> application that handles DFNSERVER <br> client request | FAIRLIGHT ESP Pty Ltd |
| 3 | DISKPERF.SYS | Windows NT device driver that replaces <br> standard one supplied by Microsoft | FAIRLIGHT ESP Pty Ltd |

### 29.2 Media Link Software - Fairlight NT Applications

MediaLink Server software runs onWindows NT x86 based server and modules are being supplied with every MFX3+ release package.

Internal Revision number will change with major change of modules ANETD.EXE and DFNSERVER.EXE, while MFX3+ release number for each will change from release to release. They can be verified by executing the following procedures:

1. Open Windows NT Console
2. Changed directory to directory where FAIRLIGHT modules are (C:\FAIRLIGHT)
3. Check the ANETD.EXE internal and MFX3+ revisions
4. Type the following line and observe the output
```
> ANETD.EXE -?
ANETD server Ver 1.3 <- ANETD Internal Revision Number
MFX Version: 15.1.05j <- MFX3+ Software Revision
usage: anetd -<options>
    -z - print additional debug info
    -d - turn on debug mode (no physical RD/WR of audio data to/from disks)
```

5. Check the DFNSERVER.EXE internal and MFX3+ revision numbers
6. Type the following line and observe the output
```
>dfnserver -?
DFN server Ver 1.8
MFX Version: 15.1.05j
usage: dfnserver -<options>
    -m=<num> minimum malloc size(default 1024)
    -v Prints MFX3 version number and exits
    -z enable debug output
```

Module DISKPERF.SYS currently doesn't have a revision number and it cannot be verified
It is essential that all the machines on a same network should run ANETD.EXE and DFNSERVER.EXE modules that were extracted from the same FAIRLIGHT MFX3+ distribution that runs on client MFX3+ machines.

### 30.0 Appendices

### 30.1 MFX3 Level Modification

MFX3 is shipped with a nominal level of +4 dBu and +18 dB headroom (i.e. +22 dBu peak). This comforms to the Australian and American digital audio standards (although these standards are only a guideline).

To modify the level settings, the nominal level in $d B u$ and headroom in $d B$ must be known. The peak level is defined as the sum of the nominal level and headroom in dB and is set via resistors on the ESP-AIO audio card. The headroom is set on the level meters via the red command.

There are two sets of resistor values to be changed to specify the peak level:

$$
\begin{array}{ll}
\mathrm{R}_{\mathrm{IN}}=\text { input gain resistors } & \mathrm{R} 37, \mathrm{R} 38, \mathrm{R} 41, \mathrm{R} 42, \mathrm{R} 45, \mathrm{R} 46, \mathrm{R} 49, \mathrm{R} 50 \\
\mathrm{R}_{\text {OUT }}=\text { output attenuation resistors } & \text { R14,R16,R18,R20 }
\end{array}
$$

To set the level meter headroom, type the command:

```
red <headroom in dB>
```


### 30.1.1 Standard settings

| Standard | Nominal | Peak | Headroom | $\mathrm{R}^{\text {IN }}$ | $\mathrm{R}^{\text {ouT }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| tape | +4 dBu | +24 dBu | 20 dB | 3 K | 5 K 1 |
| America <br> Australia <br> Japan (broadcast) | +4 dBu | +22 dBu | 18 dB | 3 K 6 | 6 K 2 |
| Austria (broadcast) | +6 dBu | +18 dBu | 12 dB | 5 K 6 | 10 K |
| Germany <br> (broadcast) | +6 dBu | +15 dBu | 9 dB | 8 K 2 | 14 K 3 |

## NOTES:

1. All resistors are $0.1 \%$ tolerance ${ }^{3} 0.125 \mathrm{~W}$.
2. If resistors are not available, select lower $\mathrm{R}_{\mathrm{IN}}$ and/or higher $\mathrm{R}_{\text {OUT }}$.

MFX3 provides electronic 'transformer' outputs. If the cold is connected to GND (i.e. run as single ended unbalanced), the hot will gain by 6 dB maintaining the equivalent balanced level. Note that the maximum achievable level for single ended unbalanced is +20 dBu

### 30.1.2 Settings for other standards

Assumes the nominal level and headroom are known.

1. Determine the peak dB level

PEAK $_{\mathrm{dB}}(\mathrm{dBu})=$ nominal $(\mathrm{dBu})+$ headroom $(\mathrm{dB})+0.5 \mathrm{~dB}$
Usually the peak level is over estimated to ensure the requested headroom. 0.5 dB has been added in the above to account for variations in ADC and DAC peak levels $( \pm 0.4 \mathrm{~dB})$.
2. Determine peak level as peak-to-peak voltage

PEAK $_{\text {dB }} / 20$
PEAK $_{\text {VPP }}(\mathrm{V})=1.096 \times 10$
$\left(0 \mathrm{dBu}=0.775 \mathrm{~V}_{\mathrm{RMS}}\right.$ which is equivalent to 1.096 V peak amplitude $)$
3. Determine required input and output gain

GAIN $_{\text {IN }}=7.36 /$ PEAK $_{\text {VPP }}$
GAIN $_{\text {OUT }}=$ PEAK $_{\text {VPP }} / 4.00$
(7.36V and 4.00 V are the nominal ADC and DAC peak levels respectively)
4. Determine $R_{\text {IN }}$ and $R_{\text {OUT }}$
$\mathrm{R}_{\text {IN }}=15000 \times$ GAIN $_{\text {IN }} / 2$
$\mathrm{R}_{\text {OUT }}=22000 /$ GAIN $_{\text {OUT }}$
The value for $\mathrm{R}_{\mathrm{IN}}$ should be reduced to the nearest $0.1 \%$ resistor value. The value for $\mathrm{R}_{\text {OUT }}$ should be increased to the nearest $0.1 \%$ resistor value. This guarantees the required headroom. 0.125 W or higher resistors can be used.
(15000 and 22000 are the fixed gain setting resistors for the input and output respectively, the factor of 2 for $\mathrm{R}_{\text {IN }}$ accounts for the differential input)
5. Set headroom setting in $M D R$

Type: red <headroom in dB>
e.g. to set for 18 dB headroom type: red 18

### 30.2 Error Codes

255:255 Operation Failed
082:001 No Project File
082:002 Feature Not Available in this Release
082:003 File Already Exists - Delete Existing File First
082:004 Cant Get Free Space From Current Device
082:005 Space List Full
082:006 Bad File Descriptor
082:007 MFX File Already Exists
082:008 Bad Channel Number
082:009 Track Is Not Stereo
082:010 Space List Overflow
082:012 Invalid Playtask Request
082:013 The MFX System is Not Running
082:014 Invalid Command
082:015 Bad SMPTE Time
082:016 Non-Existent External File
082:017 No Waveform
082:018 Non-Existent Waveform
082:019 Bad Waveform No.
082:020 Device Table Full
082:021 External File Table Full
082:022 Invalid Library File No.
082:023 Bad Cluster Size
082:024 Space Allocation Table Overflow
082:025 Waveform Table Full
082:026 Bad Space-List Length
082:027 Project File is Maximum Size
082:028 End Of Space
082:029 Waveform Already Referenced
082:030 End Of Waveform
082:031 Error In Space Allocation Table
082:032 Undefined Device
082:033 Invalid Dfn File Number
082:034 Edit List Full
082:035 Invalid File Version No. - Cannot Load
082:036 Bad Call
082:037 Insufficient Waveform Ram
082:038 No Range
082:039 Iram Mgt Error
082:041 Digital Io Module Error
082:044 Must Not Be An Mdr Device
082:045 File is Not an MFX Project
082:046 Invalid Device Number

```
082:047 DCC Not Responding
082:048 Max Clip Duration Exceeded (2047 Megabytes)
082:049 No Selected Clip At Current Position
082:050 Bad File Type
082:051 Eq System Error
082:052 MFX Console has Wrong Software Revision
082:053 Can't Attach The Current Project
082:054 Track-Lock Protocol Error
082:055 No Clip To Keep
082:056 Cannot Edit Library File
082:057 No Library File Open
082:058 Next Clip Too Far Away - Cannot Overwrite
082:059 Already Recording
082:060 No Marks Left
082:061 No Clip On Selected Track(s)
082:062 No Track Is Armed For Recording
082:063 Can't Do That While Recording...
082:064 Can't Dilate - Out Of Range
082:065 Bad Track Number
082:066 External File Not Open
082:067 Inaccessible Waveform
082:068 Clip Has Waveform External To Library File
082:069 Write Attempted To External File
082:070 Non-Existent External Waveform
082:071 External Waveform Not Okay
082:072 External Waveform Different
082:073 Can't Attach Old Version Library File - Open As Project First
082:074 Waveform Segment List Full
082:075 Cannot Change Project Sample Rate
082:076 Clip Is Not Stereo
082:077 Clip Is Not Mono
082:078 Can't Import - Different Sample Rate
082:079 Big Buffer Too Small
082:080 No Clips Are Grabbed
082:081 Range Not Allowed
082:082 Clipboard Is Empty
082:083 Zero-Width Range
082:084 Arming Status Error
082:085 No Clip In Range
082:086 No Clip At Current Position
082:087 Current Position Is At Head Of Clip
082:088 Current Position Is At Tail Of Clip
082:089 No Clip Entirely Within Range
082:090 Edit List Relocation Error
082:091 Edit List Corrupted
082:092 Edit List In Infinite Loop
```

082:093 Too Many GFX Modules
082:094 Invalid GFX Module
082:095 Waveform Not Available
082:096 File Layout Violation
082:097 Invalid Space List
082:098 Not Enough Disk Space
082:099 Range Edge Is At Head Of Clip
082:100 Range Edge Is At Tail Of Clip
082:101 No Clip At Range 'From' Point
082:102 No Clip At Range ‘To’ Point
082:103 Cannot Open - Bad File Header Or Size
082:104 Not Enough Channels
082:105 Not Enough Tracks
082:106 Coverage Sequence Overflow
082:107 Permission Denied
082:108 Protected by Password - Cannot Open
082:109 Protected by Password - Cannot Rename
082:110 Protected by Password - Cannot Delete
082:111 OMDL Format Error
082:112 Clip Not Found
082:113 All Selected Tracks are SAFE
082:114 Track is SAFE
082:115 File is OPEN - please CLOSE before delete
082:116 Patch Menu Disabled In Escape ‘s’ Page
082:117 Can't Do That While Auditioning...
082:118 Clip Has Different Sample Width
082:119 Clip is not 16-bit - operation not supported
082:120 Application Error
082:121 No Master Clock
082:122 Can't Load Console Software
082:123 Heap Empty
082:124 Audio Format Not Supported
082:125 Filetype Not Licensed
082:126 Illegal Filetype For Operation
082:127 Waveforms Incompatible as Stereo Pair
082:128 Cannot Open This Filetype
082:220 Write Attempted To A Read Only Device
082:221 Project is Open for Read Only
082:222 Too Many Files Have Been Marked - Maximum 254
082:223 No Mdr Device On Line
082:224 No Device On Line
082:225 Sony - Communications Error
082:226 Sony - Machine Is In Local Mode
082:227 Sony - No Tape In Machine
082:228 Sony Machine Control Software Not Installed
082:230 No audio found in file


000:124 Spurious Interrupt
000:133 An Uninitialized User Trap (1-15) Was Executed
000:148 Floating Point Unordered Condition
000:149 Floating Point Inexact Result
000:150 Floating Point Divide By Zero
000:151 Floating Point Underflow
000:152 Floating Point Operand Error
000:153 Floating Point Overflow
000:154 Floating Point Not A Number
000:155 Floating Point Unimplemented Data Type
000:156 Pmmu Configuration
000:157 Pmmu Illegal Operation
000:158 Pmmu Access Level Violation
000:159 Exception 59
000:160 Exception 60
000:161 Exception 61
000:162 Exception 62
000:163 Exception 63
000:164 No Permission
000:165 Arguments To F\$Chknam Didn'T Match
000:166 System Stack Overflow
000:167 Invalid Event Id Number
000:168 Event Not Found
000:169 The Event Is Busy
000:170 Impossible Event Parameters
000:171 System Data Structures Have Been Damaged
000:172 Module Revision Is Incompatible With Operating System
000:173 Path Became Lost Because Network Node Was Down
000:174 Bad Disk Partition, Or No Active Partition
000:175 Hardware Is Damaged
000:176 Invalid Sector Size
000:177 Unexpected Or Bad Signal
000:200 The Path Table Is Full
000:201 Bad Path Number
000:202 System Irq Table Is Full
000:203 Bad I/O Mode
000:204 System Device Table Is Full
000:205 Bad Module Header
000:206 System Module Directory Is Full
000:207 Memory Full
000:208 Unknown Service Code
000:209 Non-Sharable Module Is Busy
000:210 Bad Page Address
000:211 End Of File
000:212 Irq Vector Is Busy
000:213 Non-Existing Segment
000:214 File Not Accessible
000:215 Bad Pathlist
000:216 File Not Found
000:217 File Segment List Is Full
000:218 Creating An Existing File
000:219 Illegal Memory Block Address
000:220 Modem Data Carrier Lost
000:221 Module Not Found
000:222 System Clock Not Running
000:223 Deleting Stack Memory
000:224 Illegal Process Id
000:225 Bad Irq Parameter
000:226 No Children
000:227 Invalid Trap Number
000:228 Process Has Aborted
000:229 System Process Table Is Full
000:230 Illegal Fork Parameter
000:231 Known Module
000:232 Bad Module Crc
000:233 Signal Error
000:234 Non Executable Module
000:235 Bad Name
000:236 Bad Module Header Parity
000:237 No Ram Available
000:238 Directory Is Not Empty
000:239 No Available Task Number
000:240 Illegal Unit (Drive) Number
000:241 Bad Sector Number
000:242 Media Is Write Protected
000:243 I/O Error - Bad Check Sum
000:244 Read Error
000:245 Write Error
000:246 Device Not Ready
000:247 Seek Error
000:248 Media Full
000:249 Incompatible Media
000:250 Device Busy
000:251 Disk Media Has Changed
000:252 Record Is Busy
000:253 Non-Sharable File/Device Is Busy
000:254 I/O Deadlock Error
000:255 Device Is Format Protected
001:000 Ansi C Number Out Of Range
006:000 Illegal Parameter
006:001 Identifier (Id) Table Full
006:002 Bad Size Error

006:003 Region Definition Full (Overflow)
006:004 Unallocated Identifer Number
006:005 Null Region
006:006 Bad Drawmap/Pattern Mode
006:007 No Active Font
006:008 No Drawmap
006:009 No Audio Play In Progress
006:010 Audio Record/Play Has Been Aborted
006:011 Audio Queue Is Full
006:012 Audio Processor Is Busy
006:100 No Free Slot Is Left In The Resource Table
006:101 The Specified Resource Module Id Is Not A Valid Slot
006:102 The Resource Is Not Sharable
006:103 The Type Of The Resource Is Bad
006:104 The Id Of A Resource Is Bad
006:110 There Are No Items Specified For The Request
006:111 The Item Number Is Out Of Range
006:112 The Number Of Columns Is Out Of Range
006:113 The Item Array Pointer Is Bad
006:114 Request Could Not Be Created
006:115 A Modal Request Has Timed Out
006:116 No Selection Was Made For A Modal Request
006:117 Bad Definition Function Id
006:118 Bad Definition Action Code
006:119 Bad Item State Value
006:120 The Request Rectangle Is Bad
006:130 Bad Standard Behaviour Id
006:131 Bad Standard Definition Id
006:132 Bad Action For Definition Function
006:133 Bad Action For Behaviour Function
006:134 Bad Control State
006:135 Bad Control Part Code
006:136 Bad Flags
006:137 Bad Min, Max Or Value
006:138 Bad Type Of Control
006:140 Cannot Find The Clipboard Device In Preferences
006:141 The Clipboard Is Full
006:142 Type Not Represented In Clipboard
006:143 Clipboard Not Opened For The Requested Access
006:144 Type Offset Is Greater Than The Type Count
006:145 Clipboard Is Not Currently Opened
006:146 Clipboard Is Not Initialised
006:147 Clipboard Is Not Currently Closed
006:148 can't Rewrite, The Type Is Not In The Clipboard
006:150 The Handler Is Unknown
006:155 No Entry Found

006:160 Line Table Overflow
006:161 Text Too Long (Maximum Is 65535)
006:162 Bad Type Or Type Not Implemented
006:163 Attempt To Draw A Line Too Long
006:164 Need A Line Table
006:165 Font Not Set In The Drawmap
006:166 Bad Rectangle
006:180 Global Variable Error
006:185 No Preference Module
006:186 Illegal Argument
006:190 Bad Rectangle For Overlay
006:191 The Overlay Is Not The Top Of The Stack
006:192 Unknown Overlay
006:200 Bad Definition Id
006:201 Bad Definition Action
006:202 Bad Min, Max Or Value
006:203 Bad Coordinates
006:204 Indicator Not Created
006:205 Bad Flags
006:206 Bad Pointer
007:001 (Esp) I/O Operation Would Block. (Iff) This Path Is Read-Only.
007:002 (Esp) I/O Operation Now In Progress. (Iff) This Path Is Write-Only.
007:003 (Esp) Operation Already In Progress. (Iff) There Is No Form Active.
007:004 (Esp) Destination Address Required. (Iff) Wrong Reader For This Type Of Form.
007:005 (Esp) Message Too Long. (Iff) Not An Iff File.
007:006 (Esp) Protocol Wrong Type For Socket. (Iff) Bad Parameters.
007:007 (Esp) Bad Protocol Option. (Iff) Bad Cat Id (For Iff_Open).
007:008 (Esp) Protocol Not Supported. (Iff) Can Not Skip, Size Is Unknown.
007:009 (Esp) Socket Type Not Supported. (Iff) Not To The Data Yet.
007:010 (Esp) Operation Not Supported On Socket. (Iff) Attempt To Seek Back In A Pipe.
007:011 (Esp) Protocol Family Not Supported. (Iff) Fixed Size Chunk Was Not The Correct Size. Could Indicate Wrong Version Of Reader.
007:012 (Esp) Address Family Not Supported By Protocol. (Iff) Can Not Make Floating Point Conversion.
007:013 Address Already In Use
007:014 can't Assign Requested Address
007:015 Network Is Down
007:016 Network Is Unreachable
007:017 Network Dropped Connection On Reset
007:018 Software Caused Connection Abort
007:019 Connection Reset By Peer
007:020 No Buffer Space Available
007:021 Socket Is Already Connected
007:022 Socket Is Not Connected
007:023 can't Send After Socket Shutdown

007:024 Too Many References
007:025 Connection Timed Out
007:026 Connection Refused By Target
007:027 Mbuf Too Small For Mbuf Operation
007:028 Socket Module Already Attached
007:029 Path Is Not A Socket
008:001 Line Down Or Layer 1 Error On Attach.
008:002 Connection Error - Connection Not Made.
008:003 Receive Thread Incoming Packet Handler Error.
008:004 Management Entity Error.
008:005 Unrecognised Service Access Point (Sapi).
008:006 Terminal Endpoint Identifier (Tei) Error.
008:007 Maximum Number Terminal Endpoints In Use.
008:008 Illegal Layer 2 State.
008:009 Terminal Endpoint (Tei) Initialisation Denied.
008:010 Unrecognised Primitive.
008:011 Layer 2 Error On Incoming Message.
008:012 Peer Receiver (Far End) Busy Condition.
008:013 Maximum Number Of Outstanding Messages Exceeded.
008:014 Maximum Number Of Call References In Use.
008:015 Call Reference doesn't Exist.
008:016 Call Progress State Error.
008:017 Receiver Assignment/Removal Error.
150:000 Illegal Device Number
150:001 Bad Command
150:002 Busy
150:003 Media Offline or Non-Existent
150:004 Device Locked
150:005 Can't Locate File to Mark
150:006 Can't Locate File to Unmark
150:007 Device Name Too Long
150:008 No Spare Units
150:009 Invalid Node
150:010 More Than One Destination For Backup
150:011 Two Tape Devices Not Supported
150:012 Limit of 255 Marked Files
150:013 Abort Backup/Restore
150:014 Restoring On-Top Of Itself
150:015 Can't Restore To Tape
150:016 Can't Mark Library File
150:017 File Already Exists At Destination
150:018 Device is in use
150:019 Tape is not in MFX format
150:020 Waiting for to tape to Load - Ctrl 'q' to exit
150:021 Fixed Device
150:022 Bad Device Name

150:023 Can't Perform Operation
150:024 Invalid File ID
150:025 DFN Internal Problem
150:026 Not A Directory
150:027 No Permission
150:028 File Table Full
150:029 File Hasn't Been Locked
150:030 Not Cached
150:031 File in Use - Cannot Open
150:032 File Already Marked
150:033 Backup /Restore/Copy Already In Progress
150:034 Arch Unit No Longer Valid
150:035 No Backup In Progress
150:036 Unit Being Used For Archive
150:037 Error Occurred While Caching Device
150:038 Can't Read From Tape - Old Version
150:039 Device Is Read-Only
160:000 FFS FOLDER LIMIT REACHED
160:001 NODE NO LONGER VALID
160:002 DESTINATION OF MARKED FILE IS LOCKED BY ANOTHER USER
160:003 DESTINATION REQUIRED
160:004 FILE WITH SAME NAME ALREADY MARKED TO DESTINATION
160:005 CAN’T COPY TO TAPE DEVICE
160:006 MESSAGE RECEIVED DURING COPY/MOVE
160:007 NO FILE SELECTED
160:008 INVALID BACKUP HANDLE
160:009 NO UNIT SELECTED
160:010 NO JOB ACTIVE
160:011 PATHNAME TOO LONG
160:012 NETWORK CONNECTION ERROR
160:013 NETWORK HOST NOT ONLINE
065:001 ABase - Field Not Defined
065:002 ABase - Incompatible Version
065:003 ABase - DataBase Not Found
065:004 ABase - DataBase Is Empty
065:005 Publish - No Project Reference
065:006 Publish - Not a Project File
065:007 Publish - Files Don't Match
065:008 ABase - UI Mode Conflict
065:009 ABase - UI Error
065:010 ABase - Invalid Field Value
111:010 DCC Xilinx INIT Error
111:011 DCC Xilinx DONE Error
111:020 DCC BTDO low
111:021 DCC BTDO high
111:022 DCC BTDI low

```
111:023 DCC BTDI high
111:030 DCC Program Init Failed - Timeout
111:040 DCC Debug Request Timeout
111:050 DCC-MDR - Unknown Request Code
111:051 DCC-MDR - Invalid Parameter
111:052 DCC-MDR - Invalid Overlay Address
111:060 ODIF Path Already Open
111:061 ODIF Path Not Open
111:062 ODIF Open Mode Error
111:063 ODIF I/O Mode Error
111:100 DCC Startup Failed - Timeout
111:101 DCC Request Failed - Timeout
111:102 DCC Unknown Request Code
111:103 DCC Invalid Parameter
111:104 DCC Overlay Not Loaded
111:105 DCC Software Version Not Compatible
111:110 TCS Invalid Timecode Format
111:111 TCS Timecode Bcd Error
111:120 TCS Unknown Device Id
111:121 TCS Transport Must Be Stopped
111:122 TCS Invalid Line In Configuration File
111:123 TCS Invalid Configuration Option
111:124 TCS Invalid Device Name
111:125 TCS Invalid Path Name
111:126 TCS Parameter Expected
111:127 TCS Device Name Not Found
111:150 TCS Invalid Time Range
111:151 TCS Invalid Timel Parameter
111:152 TCS Invalid Time2 Parameter
111:153 TCS Invalid Autorecord Cmd
111:154 TCS Invalid Mode
111:170 TCS Invalid Master Clock Source
111:200 TCS Device Cannot Be Master
111:201 TCS Device Cannot Be Slave
111:202 TCS Illegal Device Configuration Msg
111:203 TCS Another Master Machine Already Online
111:204 TCS Cannot Change Machine While It Is Online
111:205 TCS Device Already Selected On M1
111:206 TCS Device Already Selected On M2
111:207 TCS Both Sony_B And Remote Cannot Be Online
111:208 INPUTSYNC CONFLICTS WITH LTC LOCK TO MASTER, TRY USING AES
                                    SYNC
151:000 No OMF error
151:001 Bad OMF open
151:002 Bad OMF Header
151:003 OMF No byte order
```

151:004 OMF Error Sample Read
151:005 OMF Error Sample Write
151:006 OMF Error Decompress
151:007 OMF No Data
151:008 OMF Source MOB List
151:009 OMF No Media Descriptor
151:010 OMF Bad TIFF Version
151:011 OMF Bad Descriptor Sample Rate
151:012 OMF Bad Descriptor Length
151:013 OMF Buffer To Small
151:014 OMF Internal MDO error
151:015 OMF Bad Compression Format
151:016 OMF Bad PIX format
151:017 OMF Bad Layout
151:018 OMF Compression Write Error
151:019 OMF Compression Read Error
151:020 OMF Bad Component
151:021 OMF Bad JPEG Baseline
151:022 OMF Bad JPEG Info
151:023 OMF 24 Bit Video
151:024 OMF Internal HNF Error
151:025 OMF Bad TIFF Count
151:026 OMF No Samples Written
151:027 OMF Error Create First
151:028 OMF Code Not Allowed
151:029 OMF JPEG Table Invalid
151:030 OMF Bad Session
151:031 OMF OPEN Bad Session
151:032 OMF META Bad Session
151:033 OMF CLOSE Bad Session
151:034 OMF Bad Close
151:035 OMF Trying to Access Null Object
151:036 OMF Bad Container
151:037 OMF Not OMFI File
151:038 OMF Error Internal CNF
151:039 OMF No Media Type
151:040 OMF Open First
151:041 OMF Null MOBID
151:042 OMF Null MT
151:043 OMF Null DESC
151:044 OMF Bad Media Index
151:045 OMF Can't read yet
151:046 OMF Bad Media Type
151:047 OMF Bad Object
151:048 OMF Corrupt VINFO
151:049 OMF No Memory

> 151:050 OMF Bad Q Table 151:051 OMF Bad AC Table 151:052 OMF Bad DC Table 151:053 OMF Bad Frame Index 151:054 OMF Bad Frame Offset 151:055 OMF Bad Data Address 151:056 OMF Bento Problem 151:057 OMF Bad Object 151:058 OMF Bad Index 151:059 OMF Internal ANF 151:060 OMF Bad A Structure 151:061 OMF Internal NAT 151:062 OMF No MOBID Property 151:063 OMF Bad Audio Type 151:064 OMF Bad Internal NWT 151:065 OMF Bad AIFC Data 151:066 OMF Bad WAVEData 151:067 OMF Internal ADO 151:068 OMF No Audio Converter 151:069 OMF JPEG CM 151:070 OMF JPEG Disabled 151:071 OMF JPEG Problem 151:072 OMF Bad Export PIX Format 151:073 OMF Bad Export Layout 151:074 OMF Bad Export Compression 151:075 OMF Bad RW Lines 151:076 OMF Internal Data MOBID 151:077 OMF Illegal Set Frame Number 151:078 OMF Bad Sample Offset 151:079 OMF Invalid Linkage 151:080 OMF Invalid MOB Usage 151:081 OMF Invalid Byte Order 151:082 OMF Invalid Attribute Kind 151:083 OMF Required Positive 151:084 OMF Invalid Track Kind 151:085 OMF Invalid Edge Type 151:086 OMF Invalid Film Type 151:087 OMF Invalid MOB Type 151:088 OMF Invalid Track Type Reference 151:089 OMF Invalid Object 151:090 OMF Bad Virtual Create 151:091 OMF Invalid Class ID 151:092 OMF Bad Data Export Compression 151:093 OMF Bad LRC Data 151:094 OMF LRC Is Disabled 151:095 OMF Version Not Supported 15s
151:096 OMF Invalid LRC BLEN
151:097 OMF LRC Descriptor Error
151:098 OMF LRC Mono Only
151:099 OMF LRC Bad Sample Size
151:100 OMF LRC No Seek
171:001 GFX Unknown Attribute Type
071:002 GFX Invalid Attribute Value
071:003 GFX Incompatible or Unknown Graphics Card
171:004 GFX Control Latch Error
071:005 GFX Invalid GFX Object
071:006 GFX Link Error
071:007 GFX Invalid Application Context
071:008 GFX Version Mismatch
071:009 GFX Window Mgr Error
071:010 GFX Geometry Error
071:011 GFX No Root Window
071:012 The GFX Window Mgr is Not Running
071:013 The GFX Window Mgr is Already Running
071:014 Invalid GFX Textport
071:015 Uninitialised GFX Textport
146:001 Flight - Mailbox in Wrong State
146:002 Flight - IPI Timeout
146:003 Flight - DCC Timeout
146:004 Flight - Message Port Init Error
146:005 Flight - Message Queue Full
146:006 Flight - iplock Timeout
146:007 Flight - Semaphore Table Full
146:008 Flight - Semaphore Busy
146:009 Flight - Semaphore Timeout
146:010 Flight - Semaphore Counter Overflow
146:011 Flight - Invalid Semaphore Id
146:012 Flight - Invalid IPL ID
146:013 Flight - Invalid IPI Level
146:014 Flight - Mutex Table Full
146:016 Flight - Mutex Timeout
146:017 Flight - Invalid Mutex ID
146:018 Flight - Too Many Mutexes for one Process
146:019 Flight - Mutex not owned by Process
146:020 Flight - Mutex Deadlock
146:021 Flight - Invalid Ackport Flag State
146:022 Flight - Invalid Ackport ID
146:023 Flight - Invalid DCL ID
146:024 Flight - Restart Timeout
146:025 Flight - Semaphore Initialised
146:026 Flight - Semaphore Released
146:027 Flight - Mutex Released
14

146:028 Flight - AckPort Released
254:001 ESPMSG Too Many Receivers
254:002 ESPMSG Too Many Senders
254:003 ESPMSG Too Many Ports
254:004 ESPMSG No Receiver For Port
254:005 ESPMSG No Sender
254:006 ESPMSG Version Error
254:007 ESPMSG Invalid Port Id
254:008 ESPMSG Invalid Receiver Id
254:009 ESPMSG Not Owner Of Receiver
254:010 ESPMSG Port Already Linked To Receiver
254:011 ESPMSG Global Directory Module Not Linked
254:012 ESPMSG Argument Error
254:013 ESPMSG Portname Not Found
254:014 ESPMSG Signal Received
254:015 ESPMSG Receive Timeout
254:016 ESPMSG Send (Queue Full) Timeout
254:017 ESPMSG Send (Acknowledge) Timeout
084:001 MACRO FULL
084:002 MACRO RAM FULL
084:003 CONSOLE PKT ERROR
084:004 CONSOLE PKT OVERFLOW
084:005 CONSOLE PKT SIZE ERROR
084:006 CONSOLE PKT TARGET ERROR
084:007 CONSOLE GROUP ATTACH ERROR
084:008 CONSOLE GROUP CONFLICT
084:009 CONSOLE PANEL ERROR
084:010 CONSOLE UNDO UNDERFLOW
083:001 CD-ROM Error
083:002 Cant Open Path to Port/Device
083:003 Cant Link to CD-ROM Device
083:004 Unable to Locate a CDROM Drive on the SCSI Bus
083:005 Unable to Close Session Correctly
083:006 Error Writing Data to CD-ROM
083:007 Number of Bytes to Write is NOT an integral number of CD Blocks
083:008 Cant Get Next Writeable Address
083:009 Cant Erase CD-ROM Media
083:010 Cant Convert Samples into MSF Exactly!
083:011 Track Number Out of Range
083:012 Index Number Out of Range
083:013 Table of Contents Overflow (max 4096)
083:014 Cant Send Table of Contents
083:015 Unknown Directive in configuration File
083:016 Auto TOC Given an Uneven Number of Bytes to Write
083:017 Cant Create Table of Contents File
083:018 Cant Get Memory for Table of Contents

083:019 Cant Get Media Catalogue Number From CD
083:020 Unable to Get Table of Contents From CD
083:021 Cant Get ISRC Number From CD
083:022 Can't get size of Audio File
083:023 Can't Seek to Start of Audio File
083:024 Could not Read in WAV Header
083:025 RIFF ID Not Found in WAV File Header
083:026 WAVE ID Not Found in WAV File Header
083:027 FORMAT ID Not Found in WAV File Header
083:028 WAV File is NOT in PCM Format
083:029 WAV File is NOT at a The Correct Sample Rate
083:030 WAV File is NOT in 16 bit Samples
083:031 WAV File data is NOT in 4 byte chunks
083:032 Could not Read Audio File
083:033 Can't Seek to Start of Audio Data
083:034 Data Offset in ODD Position Within File
083:035 File Size Mismatch - NOT a Valid WAV File
083:036 No Audio File Specified
083:037 Cannot Allocate Best Memory for Disk Transfer
083:038 Unable to Open Configuratrion File
083:039 Unable to Open Audio File
083:040 Not Enough Samples in WAV File to Fulfil TOC Requirements
083:041 Cant Set Media Catalogue Number
083:042 Cant Set ISRC Number
083:043 Current CD is NOT Blank - Replace with Blank CD
083:044 Cant Get Track Information From CD
083:045 Cant Get Disk Information
083:046 Cant Read Buffer Capacity
083:047 Track 1 Must Start at Time Zero
083:048 Cant Decode Table of Contents
083:049 Cant Create WAV File
083:050 Cant Write WAV File Header
083:051 No CD Media Inserted - Insert a Disk
083:052 Unimplemented Data Type
066:001 StarGate timeout
066:002 StarGate Abort
066:003 StarGate Error
066:004 StarGate IOmalloc error
066:005 StarGate Disconnected
08
08

### 30.3 Blue Key Reference

\(\left.\left.$$
\begin{array}{ll}\text { A - Arm } & \begin{array}{l}\text { Shows the amount of recording time left on the current disk } \\
\text { drive, the record mode, the monitor mode and the level meters. }\end{array} \\
\text { D - Devices } & \begin{array}{l}\text { Shows the devices currently connected to the system. }\end{array} \\
\text { E - EQ } & \begin{array}{l}\text { Shows the EQ applied to a clip. } \\
\text { F - Files }\end{array}
$$ <br>
Shows the network nodes, devices, folders and files available to <br>

the system.\end{array}\right] $$
\begin{array}{l}\text { Dynamics are not implemented. }\end{array}
$$\right]\)| R\&D use only |
| :--- |

### 30.4 OS/9 Сомmands

## Attr

Function: Display or change file attributes
Syntax: attr [<opts>] \{<path> [<opts>] <permissions>\}
Attributes: ds pe pw prewr

> ‘-' turns attribute on
> '-n' turns attribute off

## Options:

| -a | do not print attributes after changes |
| :--- | :--- |
| -x | directory to search is execution directory |
| -z | get list of file names from standard input |
| $-\mathrm{z}=<$ path $>$ | get list of file names from <path> |

## Chd

Function: Change current directory
Syntax: chd <path>

## Copy

Function: Copy data from one path to another
Syntax: copy [<opts>] <srcpath> [<dstpath>] [<opts>]
Options:

| -a | abort on error |
| :--- | :--- |
| -b=<size> | buffer size |
| -f | rewrite destination files with no write <br> permission |
| -p | don't print file names copied (with -w option <br> only) |
| -r | rewrite destination |
| -v | verify integrity of files written |
| -w=<dir name> | wild card copy to <dir name> |
| -x | look in execution directory for source |
| -z | get list of file names from standard input |
| -z=<path $>$ | get list of file names from <path> |

## Crc

Function: Generate crc for a file
Syntax: crc [-<options>] <file> [-<options>]
Options:

| -f | generate default output file |
| :--- | :--- |
| -f=<file> | specify output file |
| -h | display help |
| -r | replace output file |

Date
Function: Display system date and time
Syntax: date [<opts>]
Options:
$\begin{array}{ll}-j & \text { print day, seconds past midnight in julian } \\ \text { time } & \text { print hour:minute:sec in military format }\end{array}$
Dcheck
Function: Check directory/file integrity
Syntax: dcheck [<opts>] <devnam>
Options:

$$
\begin{array}{ll}
-\mathrm{d}=<\text { num }> & \text { print path to dir }<\text { num }>\text { deep } \\
-\mathrm{r} & \text { rebuild allocation map from file structure } \\
-\mathrm{y} & \text { answer " } \mathrm{y} \text { " to all questions in repair mode }
\end{array}
$$

Del
Function: Delete files
Syntax: del [<opts>] \{<file> [<opts>]\}
Options:

| -e | erases the disk space that the file occupied |
| :--- | :--- |
| -f | delete files with no write permission |
| $-p$ | show file name and ask before deleting |
| -x | delete files from execution directory |
| -z | get list of file names from standard input |
| $-\mathrm{z}=<$ path $>$ | get list of file names from <path> |

## Deldir

Function: Delete a directory
Syntax: deldir [<opts>] \{<dir> [<opts>]\}
Options:

| $-q$ | delete directories without asking questions |
| :--- | :--- |
| -f | delete files with no write permission |
| -z | get list of directory names from standard input |
| $-\mathrm{z}=<$ path $>$ | get list of directory names from <path> |

Df
Function: Print Disks/Tape Drives Found and Mounted on The System
Syntax: df [<opts>]
Options:

| -e | Debug Listing |
| :--- | :--- |
| -t=<name> | Only display info with devices with file <br> manager type <name> |
| $-z$ | Debug Enable |

## Dir

Function: Display directory contents
Syntax: dir [<opts>] \{<dir names> [<opts>]\}
Options:

| -a | show all files |
| :--- | :--- |
| -d | show directories with a slash |
| -e | extended dir listing |
| -n | treat dirs like files |
| -r | recursive dir listings |
| -r=<num $>$ | recursive dir listing to depth <num> |
| -s | unsorted dir listing |
| -u | unformatted listing |
| -x | directory is execution dir |
| -z | get list of dir names from standard input |
| -Z=<path $>$ get list of dir names from <path> |  |

## Diskinit

Function: Initialise a disk drive
Syntax: diskinit <device>[ <size>]

| <device> | $=$ device name |
| :--- | :--- |
| <size> | $=$ total sectors (DD.TOT) (dec or $\$$ hex) |

Options:
$-\mathrm{a}=<$ number of allocated sectors>
$-\mathrm{c}=<$ sectors/cluster $>($ default $=1$ ) $-d=<m i n$ sectors in root dir $>$ -i ... <device> is image file
-m=<max sectors in bit map>
$-\mathrm{n}=<$ volume name $>($ default $=$ 'Blank')
$-\mathrm{p}=<$ partition start sector> (dec or \$hex)

| -q | ... quiet - do not prompt user |
| :--- | :--- |
| -r | ... do not read device |
| -s | ... do not display parameters |

$-\mathrm{v}=<$ logical block size in bytes>

| -x | ... do not use old DD parameters |
| :--- | :--- |
| -z | ... read DD.TOT from [scsi] drive |
| -b | Search for bad blocks before initialization. That <br> might take few hours on larger disks. |
| -w | initializes partition as FLFS ( $>4 \mathrm{~Gb})$. Only <br> options $-\mathrm{n},-\mathrm{q},-$-s from the above list can be <br> used with this one |

## Drt

Function: Test transfer rates.
Syntax: drt -<options> [device] -<options>
Options:

| $-b=<$ num $>$ | Size of each read/write in Kb |
| :--- | :--- |
| $-\mathrm{a}=<$ hex $>$ | Set Turbo SCSI Synchronous Period |
| $-\mathrm{o}=<$ hex $>$ | Set Turbo SCSI Synchronous Offset |
| $-\mathrm{t}=<$ num $>$ | Number of tracks to seek around |
| $-\mathrm{m}=<$ num) | Seek span per track in Mb |
| $-\mathrm{r}=<$ num) | Number of bytes to read/write in Mb |
| -h | Heavy seeking (see seek table) |


| -e | Dons Limit Test to 4096 MB |
| :--- | :--- |
| -i | Do non seek test on last <option r> Mb of Disk |
| -www | Write to Disk !!!!! |
| -p | Dons Attempt to Find Sync Card Shared RAM |
| -s | Print Seek Table |
| -l=<num> | Run Task at priority <num> (default:1024) |
| -x | Dent restore synchronous variables on exit |
| -d | DMA into DCC Memory |

## Dump

Function: Formatted display of contents of a device
Syntax: dump [<opts>] <path> [<starting offset>] [<opts>]
Options:

| -c | don't compress duplicate lines |
| :--- | :--- |
| -m | dump from a memory resident module |
| -s | interpret starting offset as sector number |
| -x | path implies execution directory |

## Есно

Function: Echo text to output path and convert hex to ASCII
Syntax: echo [<opts>] [<text>] [<opts>]
Options:

| -n | separate text with carriage returns |
| :--- | :--- |
| $-r$ | don't send out a return on exit |
| -z | get text from standard input |
| $-\mathrm{z}=$ <file> | get text from <file> |

## Errmesg

Function: Translate error message
usage: errmesg <options> errorcode<:errorcode> <options>
errmesg num:num where num:num is two decimal numbers errmesg nom where nom is a single decimal number

If a single number is prefixed by $0 x$ then that number is used as a full 16 bit HEX error code. The program can be made to exit with the supplied error code with -x.

Find
Function: Find a file
Syntax: find [<opts>] [<root directory>] <file>
Options:

| -d | show directories searched |
| :--- | :--- |
| -a | find all occurrences |

## Free

Function: Report free space on disk
Syntax: free [<opts>] \{<device> [<opts>]\}
Options:

$$
-b=<\text { size }>\quad \text { buffer size }
$$

Ftp
Function: Connect to a remote internet site and transfer files
Syntax: ftp [<opts>] [<host>] [<opts>]
Options:

| -d: | Turn on debug mode. |
| :--- | :--- |
| -g: | Turn off wildcard expansions (name globbing). |
| -n: | Disable Auto-login to host. |
| -r: | Overwrite the existing file on get command. |
| -s: | Do not pre-extend file on received data. |
| -v: | Verify verbose mode is enabled. |

Ftpd
Function: Ftp remote file transfer server
Syntax: ftpd [<opts>]
Options:

| -d: | Print debugging info to stderr. |
| :--- | :--- |
| -l: | Print logins to stderr |

Ftpdc
Function: Ftp remote file transfer server handler
Syntax: ftpdc [<opts>]
Options:

| -d: | Print debugging info to stderr |
| :--- | :--- |
| -l: | Print logins to stderr |

## Grep

Function: Searches input module for lines matching expression Syntax: grep [<opts>] [<expression>] \{[<path>] [<opts>]\}

Options:

| -c | count match lines |
| :--- | :--- |
| $-\mathrm{e}=$ expr | same as simple expression |
| -f=file | read 'file' for expression(s) |
| -l | print only filenames with matches |
| -n | number each output line (file relative) |
| -s | silent mode |
| - -v | invert sense of compare (list non-matches) |
| -Z | get list of file names from standard input |
| $-\mathrm{z}=<$ path $>$ | get list of file names from <path> |

## Idbgen

Function: Generate network database module
Syntax: idbgen [<opts>] [<file-name>] [<opts>]
Options:

| -d=<path> | Directory to look in to find network database files |
| :---: | :---: |
| default $=$ <current directory) |  |
| -r=<num> | Set module revision to <num> |
| -to[=]<name> | Specify target operating system |
| <name> | target operating system <br> OSK OS-9/68K <br> OS9000 or OS9K OS-9000 default operating system $=$ OSK |
| -tp[=]<name> | Specify target processor and options <name> target processor(s) <br> 68 k or 68000 Motorola 000/68010/68070 <br> CPU32 <br> Motorola 68300 family <br> 020 or 68020 Motorola 8020/68030/68040 <br> 040 or 68040 Motorola 68040 <br> 386 or 80386 Intel $0386 / 80486 /$ Pentium(tm) <br> PPC Generic PowerPC(tm) Processor <br> 403 PPC 403 <br> 601 MPC 601 <br> 603 MPC 603 <br> default processor $=68 \mathrm{k}$ |
| -x | Place module in execution directory. |

## Link

Function: Link a module in memory
Syntax: link [<opts>] \{<modname> [<opts>]\}
Options:

$$
\begin{array}{ll}
-\mathrm{z} & \text { get list of module names from standard input. } \\
-\mathrm{z}=<\text { path }> & \text { get list of module names from <path }>
\end{array}
$$

## List

Function: List a file
Syntax: list [<opts>] \{<path> [<opts>]\}
Options:

$$
\begin{array}{ll}
-\mathrm{z} & \text { get list of file names from standard input } \\
-\mathrm{z}=<\text { path }> & \text { get list of file names from <path> }
\end{array}
$$

Load
Function: Load a module into memory
Syntax: load [<opts>] \{<module> [<opts>]\}
Options:

| -d | load file from data directory |
| :--- | :--- |
| -l | print pathlist of file loaded |
| -z | get list of module names from standard input |
| $-\mathrm{z}=<$ file $>$ | get list of module names from <file> |

## Login

Function: Provides system login security
Syntax: login [<opts>] <name> [,] <password>
Options:
-n operate in non-interactive mode (super user only)

## Makdir

Function: Create a directory
Syntax: makdir [<opts>] \{<dir name> [<opts>]\}
Options:

| -x | create directory in execution directory |
| :--- | :--- |
| -z | get list of dir names from standard input |
| $-\mathrm{z}=<$ file $>$ | get list of dir names from <file> |

## Make

Function: Keep track of modules for a file
Syntax: make $\{[<-$ opts $>][<$ target file $>][<$ macros $>]\}$
Options:

| -b | don't use built-in rules |
| :---: | :---: |
| -bo | don't use built-in rules for object files |
| -d | debug mode, print out the file dates in makefile |
| -dd | double debug mode, very verbose |
| -f[=]<xxx> | use <xxx> as the makefile (default: makefile) |
| -f- | reads the makefile from stdin |
| -i | ignore errors on commands and keep going |
| -mode[=]<mode> rule mode (c89, compat, ucc) |  |
| -n | don't execute commands, just print them out |
| -0 | don't assume object files need ROF files |
| -r | show built-in rules for current mode |
| -s | silent mode, execute commands without echoing them |
| -t | update the dates without executing the commands |
| -u | do the make whether it needs it or not |
| -x | use the cross compiler |
| -z[=<path>] | get list of files to make from stdin or path |

Command line parameters override the MWMAKEOPTS environment variable

## March

Function: Create and retrieve achives.
Syntax: march [<filel>] [<files....>]
Options:

| -a | Allocate any type of memory for doing <br> transfers |
| :--- | :--- |
| -d=dev | Set Archive Device (default is /mt0) |
| -c | Put Files on Archive Device |
| -e | Print Extended Infomation for files on archive <br> device |
| -h=num | Dump first <num> bytes of file on Archive <br> Device |


| -k | Keep filenames as is when doing a transfer |
| :--- | :--- |
| -l | List Library files within MDR Files |
| -x | Extract files from Archive Device |
| -z | Debug Enable |

## Os9gen

Function: Creates boot on disk
Syntax: os9gen $\{<$ opts>\} <device> $\{<$ path $>\}$ \{<opts>\}
Options:

| -b=<size> | copy buffer size (default 64k) |
| :--- | :--- |
| -e | extended boot (large $>64 \mathrm{k}$ or fragmented) |
| -q=<path $>$ | quick gen .. set sector zero pointing to <path> |
| -r | remove pointer to boot file (does not delete <br> file) |
| -x | pathlists relative to execution directory |
| -z[=<path>] | read list of files from standard input or <path> |

## Paths

Function: Display process paths
Syntax: paths \{opts\}
Options:

> -e display every valid process

Pd
Function: Print current directory
Syntax: pd

## Rename

Function: Rename a file or directory
Syntax: rename [<opts>] <path> <name> [<opts>]
Options:
-x path starts from execution dir

## Setime

Function: Set system date and time
Syntax: setime [<opt>] [yy mm dd hh mm ss] [am/pm]
Options:

| -d | don't display time |
| :--- | :--- |
| -s | setime for battery backed-up clocks |

## Unlink

Function: Unlink modules from memory
Syntax: unlink [<opts>] \{<modname> [<opts>]\}
Options:

$$
\begin{array}{ll}
-\mathrm{z} & \text { get list of module names from standard input } \\
-\mathrm{z}=<\text { path }> & \text { get list of module names from <path }>
\end{array}
$$

## Upgrade

Function: Utility to Install an MFX release from File or Tape - Version 1.15
Syntax: upgrade -<options>
Options:

| -f=<file> | Absolute Pathlist to MFX3 Software Image |
| :--- | :--- |
| -d=<device> | Search Root of <device> for release files |
| -n=<name> | Name to Give new disk if and when it is <br> formatted (default:MFX3) |
| -t | Use tape device (default:/mt0) |
| -s | Don't sort release files when browsing |
| -g | Don't OS9GEN disk |

## Xrelease

Function: Utility to Generate an MFX release File or Tape
Syntax: xrelease -<options>
Options:

| $-\mathrm{d}=<$ num> | Tape Density (see tapemode -? for codes) |
| :--- | :--- |
| -e | Eject Tape After Writing |
| $-\mathrm{f}=<$ file> | Name of release file to create (can be SBF <br> device) |
| $-\mathrm{l}=<$ file> | Name of release inventory file <br> (default:release.list) |
| $-\mathrm{r}=<$ file> | Name of existing release file to put to tape <br> (used with -t op |
| tion) | Name of source release file for update |
| $-\mathrm{u}=<$ file> | Use this if option f is an SBF device |

If only option $t$ is specified then default SBF device is /mt0
The Default name of the release file when not a tape device is the name of the MFX revision in the current data directory.

If filename ends in '/' then it specifies the name of the directory in which the release file is to be created with default name

If a source release file is specified with option $u$ then an update file is generated to update from the source release to the current release.

This command is normally invoked at the root directory.
When option $t$ is used the data on the tape is NOT compressed.

### 30.5 ECNs

The following pages contain tables detailing the current Engineering Chane Notices for the MFX3 ${ }^{\text {plus }}$

| ECN Number | Assembly | $\begin{gathered} \text { New } \\ \text { Assembly } \end{gathered}$ | Current Rev | $\begin{aligned} & \text { New } \\ & \text { Rev } \end{aligned}$ | Date | Description | Name | Special Note | Reason | Details |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MFX 67.3 | SP-MFX 010 |  | 1, 2.1, 3 | $\begin{gathered} 1.1,2.2, \\ 3.1 \end{gathered}$ | 22-Mar-95 | $\begin{aligned} & \text { MFX Console } \\ & \text { CPU. } \end{aligned}$ | Rajeev Ganesh | $\begin{aligned} & \text { Change in Line } 1 \text { of } \\ & \text { Rev } 2 \text { PCB } \end{aligned}$ | To increase the brightess of MFX Console LEDS. | Rev 1 PCB <br> IC 74HC123 at location U4 has to be National Semiconductor Mark PCB 2 rom 3 K 3 to 3 K 9 . <br> Rev 2 PCB <br> IC 74 HC 123 at location U44 has to be National Semiconductor Change R74 from 3 K 3 to 3 Kg . <br> Mark PCB as Rev 2.2. <br> Rev 3 PCB <br> IC $74 \mathrm{HC123}$ at location U50 and U44 has to be National <br> Change R74 from $3 K 3$ to $3 К 9$ <br> Mark PCB as Rev 3.1. |
| MFX 69.1 | ESP-MFX010 |  | $\begin{gathered} 1.1,2.2,2, \\ 3.1 \end{gathered}$ | $\begin{gathered} 1.2,2.3, \\ 3.2 \end{gathered}$ | 22-Dec.94 | $\begin{aligned} & 4 \begin{array}{l} \text { MFX Console } \\ \text { CPU } \end{array} \\ & \hline \end{aligned}$ | Chris Altred | Correction in typing 1 error on | Allow Genius brand mouse to be used with MFX console. This change should allow any mouse which runs in Microsoft Windows to work on the MFX console. | Rev 1 PCB <br> Discon (14C88), and connect to U51/14. <br> Mark PCB as Rev 1.2. <br> Rev 2 PCB <br> Cut component side track to R2 (150R 0.5W) at end nearest J3. <br> Connect R1 end nearest J3 to R2 end nearest J3. <br> Mark PCB as rev 2.3 . <br> Rev 3 PCB <br> Cut component side track to R2 (150R 0.5W) at end nearest J3. <br> Connect R1 end nearest J3 to R2 end nearest J3. <br> Mark PCB as rev 3.2 |
| MFX 70.1 | M $\mathrm{F} \times 010$ |  | 1.2 | 1.3 | Feb- | $\begin{aligned} & \text { 5/ MFX Console } \\ & \text { CPU } \end{aligned}$ | Chis Altred |  |  | For Rev <br> 1. Change U54 to KMON 6.02U <br> 2. Change U53 to KMON 6.02L <br> 3. Update revision of PCB. For Rev 2,3 <br> 1. Change U48 to KMON 6.02 U <br> 2. Change U49 to KMON 6.02 L <br> 3. Update Revision of PCB. |
| MFX 86.2 | MFX-010 |  | 2.4, 3.3 | 2.5, 3.4 | 29-Mar-95 | $\begin{aligned} & 5 \text { MFX Console } \\ & \text { CPU } \end{aligned}$ | Chris Altred |  | To reduce speaker buzz. | Connect 1000uF/16V Radial Electrolytic Capacitor P/No. PCEC7137 between U12/9 and U12/10 such that the negative terminal is connected to U12/9 and the positive to U12/10 Glue the Capacitor to the PCB <br> Update Revision to 2.5 or 3.4 as appropriate |
| MFX 100.2 | MFX-010 |  | 2.5, 3.4 | 2.6, 3.5 | 08-Aug-95 | Console Card | Leith Stewa |  | Change of manufacturer for LCD from DMC40202NY-LY to a DV-40200 requires modification to the board | 1. Replace RV2 (10k Ohm pot) with a $1 \mathrm{~K} \mathrm{Ohm} \mathrm{pot} \mathrm{(Fairight} \mathrm{Part} \mathrm{Number:} \mathrm{POTR6117)}$. 2. Cut the pin on the pot closest to U11. Make this cut as close to the body of the pot as possible with no more than 1 mm exposed. <br> 3. Drill out the hole under RV2 to 4 mm . Place a transistor standoff (Fairight Part no: SDTD3001, RAE Part no: T05-Standoffl) in the hole before placing the trim pot. This spacer is to keep the pot away from the board to avoid shorting tracks. <br> 4. *NB* Modify all boards using the Bourns trim pots (ie blue flat mounting type) |
| MFX 115.2 | MFX-010 |  | 2.6, 3.5 | 2.7, 3.6 | 16-Apr-96 | $\begin{aligned} & \text { MFX Console } \\ & \text { CPU Card } \end{aligned}$ | Noel Pummer | This ECN overides ECNs $115 \& 115.1$ | Jogger wheel direction aliases when spun quickly. It iogeger wheel is spun auickly within MDR or the diagnosicics, the direction swaps due to the CPU under sampling the iogger wheel. Note that the EPRRMs installed in step 2 are only Tor the MFX console jogger wheel diagnostics to operate correcty. IIterems are no avalaboe during field upgrade, step 2 can be omited and the jogger wheel checked in MDR. | ```PCB Rev: 2.0 1. Remove solder side mod wire, U23 2-5. (W3 should still short pins 1-2). 2. Insert ay 4LS74 IC (PFNSITAO674) into IC Socket (27C256) to MFX6_03L. PCB Rev: 3.0 1. Change W6 to short pins 2-3. (W3 should still short pins 1-2). 2. Change U48 (27C256) to MFX6_03U. Change U49 (27C256) to MFX6_03L. Changes: Details of changes to rev 2 PCB added.``` |
| MFX 121.2 | MFX010 |  | 3.66 .0 | 3.76 .1 | 06-Sep-96 | $\begin{aligned} & 6 \text { Console CPU } \\ & \text { Card } \end{aligned}$ | Leith Stewart |  | To prevent the battery BR2325 (BT1) from charging, as per UL requirements. | 1. Cut track (on solder side) between J12/1 and +ve terminal of battery BT1. 2. Connect a Schothy Diode (MBR120P PN SDTTS5024), on solder side, between $\mathrm{J} 1211 \&+$ ve termina of batter BT1 with cathode closest to J 1211 CHANGES MADE: 121.1 Diode orientation corrected and rev 6 PCB added. 121.2 Track outs corrected. |

ECNs for 010 Card as at 11/6/99

| $3$ | ECN Number | Assembly | New Assembly | Current Rev | $\begin{aligned} & \text { New } \\ & \text { Rev } \end{aligned}$ | Date | Description | Name | Special Note | Reason | Details |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & x \\ & \underset{0}{x} \\ & \dot{\omega} \\ & \underset{\sim}{\infty} \end{aligned}$ | MFX 135.1 | MFX-010 |  | 3.7, 6.1 | 3.8, 6.2 | 17-Jul-96 | $\begin{aligned} & \text { Console CPU } \\ & \text { Card } \end{aligned}$ | $\begin{aligned} & \text { Rajeev } \\ & \text { Ganesh } \end{aligned}$ |  | To conform to UL requirements. | Ensure that the battery at location BT1 is one of the following only: <br> Mitsubishi type CR2325. <br> Rayovac type BR2325. <br> Seiko type CR2325. <br> Panasonic (Matsushita) type BR2325 <br> (Sanyo not acceptable). |
| $\frac{4}{5} .$ | MFX 137 | MFX-010 |  | 3.8, 6.2 | 3.9, 6.3 | 07-May-96 | $\begin{aligned} & \text { Console CPU } \\ & \text { Card } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { Rajeev } \\ & \text { Ganesh } \end{aligned}$ |  | To conform to UL requirements | Cable from PCB (J1) to Power supply needs to use UL recognised leads (AVLV2) with VW-1 insulation rated 30 V minimum. All leads rated minimum 60 degree C . |
| - | MFX 139 | MFX-010 |  | $\begin{aligned} & 3.9 \\ & 6.3 \end{aligned}$ | $\begin{array}{r} 3.10 \\ 6.4 \end{array}$ | 07-Jun-96 | $\begin{aligned} & \text { Console CPU } \\ & \text { Card } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { Erik de } \\ \text { Castro Lopo } \end{array}$ | Applies to UL, EMC and Standard MFX010 boards. | Change of ROM required for EMC compliance. (For simplicity this ROM will be fitted to all new production.) | Change U48 (27C256) to MFX6_04U. Change U49 (27C256) to MFX6_04L. <br> Note: Not required for existing boards in the feild. |
|  | MFX 144.1 | MFX010 | MFX010E | 6.4 | 6.4 | 26-Sep-96 | $\begin{aligned} & \text { Console CPU } \\ & \text { Card } \end{aligned}$ | Leith Stewart |  | Modification to delivered MFX-010 boards is required to fit the LDC-30 power supply for EMC consoles. | 1. The wires connected to J 1 are to be fitted with a different connector housing and crimp pins in order to fit the LDC-30 power supply (Fairlight P/N PSUG8030) on EMC consoles. <br> 2. Cut off the crimp pins at the end of the wires from J1 supplied with the standard MFX-010. <br> 3. Crimp connect pins (JST P/N SVH-21T-1.1 or SVH-21T-P1.1) to the ends of all wires. The connector housing and pins are supplied with the power supply. <br> 4. Fit connector housing (JST P/N VHR-6N) in the following manner; <br> 5. Mate connector to CN2 on LDC-30. <br> Changes: Fix error in Revision Number. New product code for PSU. |
| $\begin{aligned} & \stackrel{\rightharpoonup}{N} \\ & \sim \end{aligned}$ | MFX 150.5 | MFX-010 |  | 6.4 | 6.5 | 20-Nov-96 | $\begin{aligned} & \text { Console CPU } \\ & \text { Card } \end{aligned}$ | Leith Stewart | This change accomodates the implementation of MFX ECN \#151 and FAME ECN \#3. | Replacement of connector at J 1 is required to accomodate the introduction of new power connection assemblies for new consoles. | 1. Remove all wires soldered to position J1. <br> 2. At J1, place connector MOLEX $5289-06$ (Fairlight P/N COND5280H - 6 PIN MOLEX HEADER WITH LOCKING RAMP) or UL Recognised equivalent. In case of non-availability of connector use three MOLEX 5281-2A (Molex O/N 10-32-1021, Fairlight P/N COND5282H) or UL Recognised equivalent, positioned side by side and closest to pin 1 . Remove last pin from third connector to allow the connector to clear the keyed footprint. <br> 3. Re-label board Rev 6.5 . <br> Changes: Added third connector. |
|  | MFX 153.3 | MFX010 | MFX010 | 6.5 | 6.6 | 18-Oct-96 | $\begin{aligned} & \text { Console CPU } \\ & \text { Card } \end{aligned}$ | Leith Stewart | $\begin{aligned} & \text { this ECN to be } \\ & \text { implemented with } \\ & \text { ECN } 152 \text {. } \end{aligned}$ | To facilate easy adjustment of both the speaker volume and the display contrast the adjustment pots on the MFX010 card are to moved to the MFK card. | 1. Delete or remove 10k trim pot at RV1 (ESP part \# POTR6114) <br> 2. Delete or remove 1 k trim pot at RV2 (ESP part \# POTR6117) <br> 3. Solder cable assembly (Fairlight P/N CABM6259) into the holes (on component side) vacated by the above trim pots using the following connections; <br> 4. Mate connector on end of cable CABM6259 with header on J 4 \& J 5 ( $\mathrm{N} . \mathrm{B}$ there is a single 6 pin header used for the two positions). <br> 5. Relabel board Rev 6.6. <br> Changes: Added references for connection of wires. Fix error in Revision Number. Change direction of pot movement. |
|  | MFX 154.1 | MFX-010 |  | 6.6 | 6.7 | 26-Sep-96 | $\begin{aligned} & \text { Console CPU } \\ & \text { Card } \end{aligned}$ | Matt Harding | Used only in conjunction with MFK boards. | To provide diagnostics for testing keys on keyboard. <br> Handling of new keyboard layout on MFK | 1. A new version of ROM firmware released is V7_00L \& V7_00U . <br> 2. These ROMs are to be used when constructing a console using the MFK. <br> 3. Diagnostics behave in the same manner as the previous diagnostics. <br> 4. Relabel board Rev 6.7. <br> Changes: Fix error in Revision Number. |
|  | MFX 159.1 | MFX-010 |  | 6.7 | 6.8 | 26-Nov-96 | MFX Console CPU Card | $\begin{array}{\|l\|l\|} \hline \text { Matthew } \\ \text { Harding } \end{array}$ |  | Diagnostics do not work with Microsoft compatible mice. | 1. Replace Eproms ( 27 C 256 ) at positions U48 and U49 with new revision firmware V8_00U and V8_00L respectively. <br> 2. Relabel board Rev 6.8 . <br> 3. This firmware is compatible with MFK and Rev 13 Software or greater. It is also compatible with 030/040 and Rev 12 Sottware. <br> 4. It is recommended that mice are used in two button mode only. The MFX uses only two buttons, and diagnostics test only for two button mice. <br> 5. The Genius Plug \& Play mouse will operate correctly without any modification when this firmware is used. Do not modify this mouse. This overrides ECN \#156. <br> Changes: Changes to hardware and software compatibility. |
| $\begin{aligned} & 8 \\ & \sqrt{5} \\ & \hline \text { 긍 } \end{aligned}$ | MFX 160.1 | MFX-010 |  | 6.8 | 6.9 | 21-Nov-96 | MFX Console <br> CPU Card | $\begin{array}{\|l\|} \hline \begin{array}{l} \text { Noel } \\ \text { Plummer } \end{array} \\ \hline \end{array}$ |  | 50 Way connector at J10 interferes with MFK/LCD assembly when console is assembled. | 1. Remove connector at J 10 (COND6012 - 50W IDC with Ejectors). <br> 2. Replace with a $2 \times 25 \mathrm{~W}$ Box Header, Gold Contacts, UL Recognised (Fairlight P/N COND6791). <br> 3. Relabel board Rev 6.9. <br> Changes: Fairlight P/N corrected in Detail 2 |

ECNs for 010 Card as at 11/6/99

| ECN Number | Assembly | New Assembly | Current Rev | $\begin{aligned} & \hline \text { New } \\ & \text { Rev } \end{aligned}$ | Date | Description | Name | Special Note | Reason | Details |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MFX 169.1 | MFX-010 |  | 6.9 | 6.1 | 10-Dec-96 | MFX Console CPU Card | Chris Alfred |  | New Version ROM released which allows use of numeric keypad and punctuation when non-volatile memory is clear. <br> LED diagnostics on key '4'. | Change ROM at U48 to V8_01U.bin (check sum 6070) Change ROM at U49 to V8_01L.bin (check sum BE05) Changes: Check sums added. |
| MFX 176 | MFX-010 |  | 6.1 | 6.11 | 15-Jan-96 | $\begin{aligned} & \text { Console CPU } \\ & \text { Card } \\ & \hline \end{aligned}$ | Leith Stewart |  | New consoles do not require a centronics connector for connection to MFX Pus. | 1. Remove connector (F/L P/N COND6766-CONNECT CENTRONICS24W BENT PCB) from J3. This is a redundant item. Solder mask the holes before assembly. <br> 2. When required to repair or construct an older style console (ASYM6001, ASYM6001E), fit a connector (F/L P/N COND6766 - CONNECT CENTRONICS24W BENT PCB) to position J3. |
| MFX 180 | MFX-010 |  | 6.11 | 6.12 | 03-Feb-97 | $\begin{aligned} & \text { Console CPU } \\ & \hline \text { Card } \\ & \hline \end{aligned}$ | Leith Stewart |  | Minimum power requirement for console is outside operating parameters of power supply. | 1. At J 1 , connect a 100 Ohm resistor between pins $1(+12 \mathrm{~V})$ and 2 (Gnd). <br> RESR1013 - RES 100R 0W4 MR25 1\% <br> 2. Relabel board Rev 6.12. |
| MFX 206 | CABM6255 |  | 1.2 | 1.3 | 26-May-97 | CABLE 010-MFK 50W IDC SIGNAL, UL | RAJEEV |  | CABM6255 is too short and gets strained during assembly and dis-assembly of the Console. | Length needs to be extended from 350 mm to 480 mm . Dawing modified and is attached. |
| MFX 220 | MFX010 |  | 6.12 | 6.13 | 03-Sep-97 | $\begin{aligned} & \text { Console CPU } \\ & \text { Card } \end{aligned}$ | $\begin{aligned} & \text { NOEL } \\ & \text { PLUMMER } \end{aligned}$ |  | Eliminate unused components. Correct speaker jumper setting. | Remove Utilux M6410-2A 2W Connector (CONG5290) at J14. Remove Diode 1N4001-1N4004 (SDTD5008) at D5. Install jumper at W2 between pins 1 and 2 Relabel board Rev 6.13 |
| MFX 233 | MFX-010 |  | 6.13 | 7 | 24-Nov-97 | MFX Controller card | $\begin{array}{\|l\|l\|} \hline \text { Mario } \\ \text { Paolino } \end{array}$ |  | New PCB MFX-010 Rev 7 <br> This new Rev card provides automatic switching between the Standalone and Fame PSU, incorporates wire mods and other improvements (see PRN 8) | MFX -010 Rev 7 PCB replaces the current Rev 6 All existing stock of Rev 6 is to be consumed before Rev 7 is introduced. Associated changes to the different console models are detailed as follows 1. ECN 234 CSLMFXPSA 2. ECN 235 CSLMFXP19 3. ECN 236 4. FAME CLMFXPO2R 1. FCN $7 \quad$ ASYM7001 |
| MFX 242 | MFX-010 |  | 7 | 7.1 | 17-Mar-98 | $\begin{aligned} & \text { MFX Console } \\ & \text { CPU } \end{aligned}$ | $\begin{aligned} & \hline \begin{array}{l} \text { Noel } \\ \text { Plummer } \end{array} \\ & \hline \end{aligned}$ | Attachments (1) | On none FAME consols the automatic voltage selection relay at RL1, was found to chatter on power up. This was thought to be due to interactions between the power pack and the $15,000 \mathrm{uF}$ cap on +12 V . <br> The voltage selection is now to be done manually. The relay is to be replaced with headers and voltage selection between FAME and non FAME consoles will be done by moving two jumpers (shunts). <br> The minimum power resistors at R 76 and R 77 have been found to run too hot. | 1. Remove relay RL1, D7 (diode 1N4148), Q2 (transistor BC549), R76, R77 and R78 (resistor 100R). <br> 2. Install two $1 \times 30.1$ " pitch headers (Fairlight P/N CONG5264) in the left hand holes vacated by the relay. Refer to attachment. <br> 3. Install two jumper onto header as follows: <br> Non FAME: Jumpers on two pins closest to power connector J1. <br> FAME: Jumpers on two pins furthest from power connector J1. <br> 4. Install 220R 1W resistors at R76 and R77. <br> 5. Ensure, that for a Non FAME console, that the power cable from back panel to J 1 is Fairlight $\mathrm{P} / \mathrm{N}$ CABM2000. <br> 6. Ensure, that for a FAME console, that the power cable from back panel to J 1 is Fairlight P/N CABM2003. This cable can be identified by the loopback wire between pins 5 and 6 on the J1 end. 7. Change assembly revision label on PCB to 7.1 |


| ECN Number | Assembly | New Assembly | Current Rev | New Rev | Date | Description | Name | Special Note | Reason | Details |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MFX 77 | ESP-9PIN |  | 1 | 1 | 22-Feb-95 | Multi MFX and 9Pin I/F | Chris Alfred | This formalises changes currently in use. | Change ribbon cable length and PCB cutout dimensions to ease assembly. | 1. Change ribbon cable length from 80 mm to 60 mm for ease of assembly. <br> 2. Cut out top reaer corner (near JP1) of the PCB. Dimensions of the cutout to be $30 \mathrm{~mm} \times 10 \mathrm{~mm}$ as per sketch attached. |
| MFX 132.1 | ESP-9PIN |  | 1 | 1.1 | 29-Mar-96 | Multi MFX and 9PIN I/F | Noel Plummer |  | ESP-9PIN PCB assemblies have been shipped with an incorrect GAL installed. <br> Install the correct GAL to ensure that multiple interconnection of MFX3s is possible when this feature is implemented. | The incorrect GAL is labeled either "MULTI" or "9PMULTI" and has a check sum of 724 F . Change or reprogram and relabel GAL to correct program called " 9 PIN". Verify check sum is 7DOE with programmer option: type set to no UES. Change assembly revision on PCB to 1.1 NOTE: ECN 132 had the check sum figure of CDE6 which was incorrect. The correct check sum should be 7DOE. |
| MFX 133 | ESP-9PIN | ESP-9PIN | 1.1 | 1.2 | 11-Mar-96 | ESP 9Pin Control Card | Leith Stewart |  | To make the 9Pin card comply with EMC requirements. | 1. The following changes are required as part of an overall system modification to make the MFX3 rack meet EMC requirements. It is important that this modification is carried out in conjunction with all other ECNs that outline EMC changes. <br> 2. Viewing the board from the solder side with P3 on the lower left, fit the following; Solder a wire (24AWG) from the right hand mounting guide of P3 to the left hand mounting guide of P5. Repeat this for P5 to P4, P4 to P2, \& P2 to P1. <br> 3. Solder a wire (24AWG) from the left hand mounting guide on P3 and screw the other end to the support block, Solder a wire (24AWG) from the right hand mounting guide on P1 and screw the other end to the support block (fit a crimp connector if you wish, but not necessary). This is to ensure that all D connector metal shells have electrical continuity to the chassis. <br> 4. When all modifications are complete, relabel PCB as Revision 1.2. |
| MFX 142 | CABM5002 or CABM5003 | CABM5002E or CABM5003E |  |  | 24-Jun-96 | CABLE 9PIN CONTROL SCREW SHELL or CABLE 9PIN CONTROL SLIDELOCK | Erik de Castro Lopo |  | To ensure EMC Compliance for 9 pin cable supplied with EMC Mainframe systems (17MFX3). | Use metal backshells (P/N CONS0900) instead of plastic or metallised plastic backshells. Use braid shielded cable (e.g. Mfgr: Schaltflex LiY-C-Y \#37-0510) instead of foil shielded or unshielded cable. <br> Ensure that the cable shield provides 360 degree connection with the backshell as shown in "screened backshell -- good" connection on the drawing attached. |
| MFX 254 | ESP-9PIN |  | $\begin{aligned} & 1.2 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & \hline 1.3 \\ & 2.1 \end{aligned}$ | 24-Aug-98 | 9PIN I/F CARD | Erik de Castro Lopo |  | External dongle malfunction. | 1. On the solder side, cut the track leaving U1/pin13. <br> 2. Connect mod wire from U1/pin12 to P1/pin5. <br> Note to production: All WIP to be modified. <br> Note to subcontractors: All WIP to be modified. <br> Note to the field service: This mod is required on each unit which is using external dongle. |
| MFX 255 | ESP-9PIN |  | 2.1 | 3 | 24-Aug-98 | 9PIN I/F CARD | George Potkonyak |  | Cost saving: eliminate need for PCB modification | 1. On the PCB layout, remove track between U1/pin 13 and $\mathrm{P} 1 /$ pin 5 2. On the PCB layout add track between U1/pin 12 and P1/ pin 5 Note: Rev. 3.0 assembly is functionally identical to Rev. 2.1 |
| MFX 256.1 | ESP-9PIN |  | 2.1 | 2.1 | 29-Sep-98 | 9Pin I/F Card | George Potkonyak | This ECN cancells out ECN \# 256, which is no longer applicable. Refer ECN \# 254. | Error in ECN \# 256 | Use ECN \# 254 |
| MFX 278 | ESP-9PIN |  | 3 | 3.1 | 09-Feb-99 | 9Pin I/F Card | Noel Plummer |  | The 9 pin D connectors on this card have insufficient reach and therefore do not protrude far enough out of the dress panel. This has been found to cause unreliable mating. | 1. Change the Female D Connector at P 4 to <br> Fairight P/N: JDF9062 <br> Desc: DB9M Footprint $=9.4 \mathrm{~mm}$ reach, Solder locating lugs, Select Gold (Au) $>=0.25 \mathrm{um} / 10 \mathrm{u}$ ". <br> Manufacturer: U.L. Recognised, non-critical <br> 2. Change the Male D Connectors at P3 and P5 to <br> Fairight PN: COND7000 <br> Desc: DB9M Footprint $=9.4 \mathrm{~mm}$ reach, Solder locating lugs, Select Gold (Au) $>=0.25 \mathrm{um} / 10 \mathrm{u}$ ". <br> Manufacturer: U.L. Recognised, non-critical <br> 3. Re-label PCB as Revision 3.1. |


ECNs for AIO Card as at 11/6/99

| ECN Number | Assembly | New Assembly | Current Rev | New Rev | Date | Description | Name | Special Note | Reason | Details |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MFX 287 | ESP-AIO2 |  | 1.2 | 1.3 | 16-Mar-99 | Analog 10 Card | George Potkonyak |  | Damp clock signals to ensure $>=100 \mathrm{~dB}$ SNR at +24dBu reference. <br> The cards should have an SNR of $>99.5 \mathrm{~dB}$ at +22dBu reference | 1. Change 2 Resistor values in locations R173 and R174 from 33 Ohm to 56 Ohm. <br> 2. Change 4 Network Resistor values in locations U52, U54, U55 and U56 from 33 Ohm to 100 Ohm. <br> 3. Remove 1 Capacitor in location C204. <br> 4. Labels PCB assembly as Rev. 1.3 <br> Note to Subcontractors: Modify all WIP. <br> Note to Production: Modify all WIP. |
| MFX 290.1 | ESP-AIO2 |  | 1.3 | 1.4 | 13-Apr-99 | Analog 10 Card | George Potkonyak | THIS ECN IS CORRECTION TO ECN \# 290 | Improve SNR to achieve a minimum of 100 dB output level. | 1. Fit multilayer ceramic SMD 0603 capacitor, $68 \mathrm{pF},>/=50 \mathrm{~V},+/-20 \%$ or better (Fairlight part \# CCD1 180), between U39/pin1 and R173 pad away from the C204. <br> 2. Change Card revision to Rev. 1.4 <br> Note to Production: Modify all WIP of Rev. 1.3 cards and relabel to Rev. 1.4 Note to Subcontractors: Modify all WIP of Rev. 1.3 cards and relabel to Rev. 1.4 Note to Field Service: Modify all Rev. 1.3 cards and relabel to Rev. 1.4 |
| MFX 293 | $\begin{aligned} & \text { ESP-AIO2 } \\ & \text { ESP-AO2 } \end{aligned}$ |  | $\begin{aligned} & 1.4 \\ & 1.3 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 6.0 \end{aligned}$ | 22-Apr-99 | Analog IO Card and Analog $\mathrm{O} / \mathrm{P}$ Card | George Potkonyak | INTRODUCTION OF REVISION 6 BLANK PCB | To eliminatet modification to the Rev. 1 AIO_V5 Card | 1. Numer of tracks re-routed and a pad for Capacitor C205 added. 2. PCB Revision changed to Rev. 6 (ESP-AIO2_R6) |
| MFX 295.1 | ESP-AIO2 |  | 6 | 6.1 | 27-Apr-99 | Analog 10 Card | George Potkonyak | THE TRACK CUTTING AND WIRE LINK MODIFICATION SPECIFIED IN THIS ECN NEED NOT be DONE TO REV. 1.4 CARDS. THIS ECN REPLACES ECN \# 295. | Improve SNR to achieve a minimum of 97 dB output level on all channels at all sampling rates. Eliminate the "Muting" problem. | 1. A multilayer ceramic capacitor added, SMD 0603, $68 \mathrm{pF},>/=50 \mathrm{~V},+/-20 \%$ or better (Fairlight part \# CCD1180), in location C205 on PCB Rev. 6. <br> 2. Cut track near U2/pin 7 (under U2) as shown on sheets 1 and 2 of the ECN attachment. <br> 3. Cut track near U55/pin 4 as shown on sheets 1 and 3 of the ECN attachment. <br> 4. Add wire link between U2/pin 7 and U55/pin 4, routed as shown on the sheet 4 of the ECN attachment. Glue wire link to PCB at approx. 20 mm intervals. <br> 5. XILINGS Program in U53 changed to AIOX10.JED, with Checksums: 14B4 for JED File and xxxx for JTAG File. <br> New Assembly Revision is Rev. 6.1 <br> NOTE TO SUBCONTRACTORS: Modify all WIP |
| MFX 297 | ESP-AIO2 |  | $\begin{aligned} & 1.4 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.6 \end{aligned}$ | 27-Apr-99 | Analog 10 Card | George Potkonyak |  | To eliminate the "Muting" problem. | 1. XILINX program in U53 changed to AIOX10.JED, with Checksums: 14B4 for JED File and 0x5752 for JTAG File. <br> 2. Card revision raisd to Rev. 1.5 <br> NOTE TO PRODUCTION: Reprogram U53 on all Cards in WIP. Relabel the U53 accordingly. Relabel Card assembly to Rev. 1.5 <br> If SNR at 48 MHz sampling rate is below 97 dB , modify card as per ECN295.1, Items 2,3 and 4 and relabel card to Rev. 1.6 <br> NOTE TO FIELD SERVICE: Reprogram U53 on all Cards in WIP. Relabel the U53 accordingly. Relabel Card assembly to Rev. 1.5 <br> If SNR at 48 MHz sampling rate is below 97 dB , return card to Fairlight for modification |
| MFX 300 | ESP-AIO2-A |  | $\begin{aligned} & 1.6 \\ & 6.1 \end{aligned}$ | $\begin{aligned} & 1.6 \\ & 6.1 \end{aligned}$ | 04-May-99 | $\begin{aligned} & \text { Analog IO Card } \\ & (+15,16 \& 18 \\ & d B u) \end{aligned}$ | George Potkonyak | THIS ECN INTRODUCES A NEW VERSION OF AIO2 CARD +15 , 16 \& 18 dBu INPUT CLIPPING LEVEL. MINIMUM ACCEPTABLE SNR FOR THIS MODIFICATION IS 96 dB FOR ALL SAMPLING RATES, EXCEPT 32 MHz , FOR WHICH IT IS 85 dB MINIMUM. | To create $\mathrm{a}+15,16$ or 18 dBu input clipping level card from a +22 dBu input clipping level card. | 1. Re-connect the mod wires from Pin 5 to Pin 6 on four IC-s (SSM2143) U23, U24, U25 and U26. <br> THIS MOD IS APPLICABLE ONLY TO REV 1.6 CARDS (not to Rev 6.1) <br> 2. Lift Pins 1 and 5 on four IC-s (SSM2143) U23, U24, U25 and U26 and connect a resistor between each lifted pin and its pad. Use the following resistor: 5k6, SMD 0805, Metal Film, 1\% (Fairlight Part Number RME9206). THIS MOD IS APPLICABLE TO BOTH REVISIONS ( 1.6 and 6.1) <br> 3. Card revisions remain unchanged (Rev. 1.6 or Rev. 6.1), however, the card part number changes to ESP-AIO2-A <br> NOTE TO PRODUCTION: If there is a need to modify the card to $+15,16$ or 18 dBu level, the card is to be labeled with a new part number ESP-AIO2-A. Revision level remains the same. <br> NOTE TO FIELD SERVICE: Do not modify cards in the field. Request Fairlight, Sydney to supply the required stock. <br> ADDITIONAL NOTE: ALL AIO2 CARDS LABELED WITH ESP-AIO2 (only) PART NUMBER ARE SET TO +22 dBu . |
| MFX 302.1 | ESP-AIO2 |  | $\begin{aligned} & 1.6 \\ & 6.1 \end{aligned}$ | $\begin{aligned} & 1.7 \\ & 6.2 \end{aligned}$ | 07-May-99 | Analog IO Card | George Potkonyak | THIS ECN REPLACES ECN \# 302. | To eliminae or reduce the chance of some capacitors exploding on power-up. | 1. Replace two 47uF capacitors in locations C 155 and C 156 (which are 20 V rated) with two capacitors: 22uF, Tantalum, Low ESR, SMD E-Case, 35V (Fairlight Part No. CTD9108) 2. Replace five 100 uF capacitors in locations $\mathrm{C} 159, \mathrm{C} 160, \mathrm{C} 161, \mathrm{C} 162$ and C 176 (which are 16 V rated) with five capacitors: 33uF, Tantalum, Low ESR, SMD E-Case, 25 V (Fairlight Part No. CTD2330) <br> 3. Replace three 100uF capacitors in locations C163, C164 and C177 (which are 10 V rated) with three capacitors: 100uF, Tantalum, Low ESR, SMD E-Case, 16V (Fairlight Part No. CTD6298-which were taken out of C159, C160, C161, C162 and C176). <br> 4. Card revision raisd from Rev.1.6 to Rev. 1.7 and from Rev. 6.1 to Rev. 6.2 <br> NOTE TO PRODUCTION: Modify all Cards in WIP. Re-label Revision accordingly. <br> NOTE TO FIELD SERVICE: Modify all Cards in service. Re-label Revision accordingly. |


| ECN Number | Assembly | New Assembly | Current Rev | $\begin{aligned} & \text { New } \\ & \text { Rev } \\ & \hline \end{aligned}$ | Date | Description | Name | Special Note | Reason | Details |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MFX 304 | $\begin{aligned} & \text { ESP-AIO2 } \\ & \text { ESP-AO2 } \end{aligned}$ |  | $\begin{aligned} & \hline 6.2 \\ & 6.2 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 7.0 \end{aligned}$ | 19-May-99 | $\begin{aligned} & \text { Analog } 10 \text { Card } \\ & \text { and Analog } \mathrm{O} / \mathrm{P} \\ & \text { Card } \end{aligned}$ | George Potkonyak | INTRODUCTION OF REVISION 7 BLANK PCB | To enable setting to 12 to 24 dBu using trimpots | 1. Rev. 7 PCB introduced <br> 2. IC-s in locations U7, U8, U9 and U10 changed to OPA2064AU (Fairlight Part No. SAS7843) <br> 3. U62 and U63, OPA2134 (same as in locations U46-U41) added (Fairlight Part No. SAS3907) <br> 4. Trim Pot values in locations R65, R66, R67 abd R68 changed to 500 R Multiturn, 3224 J Series, SMD <br> (Fairlight Part No. RPT2337) <br> 5. Resistor values in locations R75, R77, R79 and R81chnaged to 820R, Thick Film, 0.1W, 1\% SMD0805 <br> (Fairlight Part No. RME7459) <br> 6. Link (ORO Resistor, Fairlight Part No. RME0001) in location JP3 removed <br> 7. Pads for Links (ORO Resistor, Metal Film, $>=0.125 \mathrm{~W}, 1 \%$, SMD0805, Fairlight Part No. RME0001) in locations JP9, JP12, JP13, JP28 and JP29 added. Final configuration to be detrmined on test. <br> 8. Pin Header pads in locations JP24, JP25, JP26 and JP27 added for future use. Link to be fitted <br> between pins 1 and 2 only for 15 dBu set-up. <br> 9. C206, C207, C208 Pads added - NOT to be populated <br> 10. Card revision raised to Rev. 7.0 |
| MFX 307 | $\begin{aligned} & \text { ESP-AIO2 } \\ & \text { ESP-AO2 } \end{aligned}$ |  | 7 | 7.1 | 03-May-99 | Analog IO Card and Analog O/P Card | George Potkonyak | DRAFT | xxxxxxxxxx | 1. Replace two 68 pF capacitors in locations C 204 and C 205 with two capacitors 33pF Multi Layer Ceramic (Fairight Part No. CCD3997) <br> 2. Add resistor 33R (Fairight Part No. RME5033) at location R186 <br> 3. Add resistor OR (Fairlight Part No. RME001) at location R179, R180, R187 <br> 4. Add capacitor 100nF Multi Layer Ceramic (Fairight Part No. CCE4356) at locations C212, C213, C214, C215, C216 and C211 <br> 5. Replace two inductors in locations L3 and L4 with Chip Inductor 22uH (Fairlight Part No. TCS0668) <br> 6.Card revision is raised from Rev7.0 to Rev 7.1 <br> 7. NOTE TO PRODUCTION: Modify all Cards in WIP and Re-label Revision accordingly <br> 8. NOTE TO SERVICE: Modify all Cards in Service and Re-label Revision accordingly |



ECNs for AO Card as at 11/6/99

| ECN Number | Assembly | $\begin{gathered} \text { New } \\ \text { Assembly } \end{gathered}$ | Current | $\begin{aligned} & \text { New } \\ & \text { R } \end{aligned}$ | Date | Description | Name | Special Note | Reason | Details |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MFX 301 | SP-AO2-A |  | $\begin{aligned} & 1.5 \\ & 6.1 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 6.1 \end{aligned}$ | 04-May-99 | $\begin{aligned} & \text { Analog OP Card } \\ & \begin{array}{l} \text { (15, } 16 \text { \& } 18 \\ d B u) \end{array} \end{aligned}$ | George Potkonya | THIS ECN INTRODUCES A NEW VERSION OF \& 18 dBu INPUT CLIPPING LEVEL. MINIMUM ACCEPTABLE SNR FOR THIS MODIFICATION IS 96 dB FOR ALL EXCEPT 32 MHz FOR WHICH IT IS 85 dB MINIMUM. | To create $\mathrm{a}+15,16$ or 18 dBu input clipping level card from a +22 dBu input clipping level card. | 1. Re-connect the mod wires from Pin 5 to Pin 6 on four IC-s (SSM2143) U23, U24, U25 and U26. THIS MOD IS APPLICABLE ONLY TO REV 1.5 CARDS (not to Rev 6.1) <br> 2. Lit Pins 1 and 5 on four iC-S (SSM21 43) U23, U24, U25 and U26 and connect a resistor between each lited pin and its pad. Use the following Resistor: 5 kk , SMD 0805 , Metal Film, $1 \%$ (Fairight Part Number RME9206). THIS MOD IS APPLICABLE TO BOTH REVISIONS (1.5 and 61 ) RME9206). THIS MOD IS APPLICABLE TO BOTH REVIIIONS ( 1.5 and 6.1 ) <br> 3. Card revisions remain unchanged (Rev. 1.5 or Rev. 6.1), however, the card part number changes to ESP-AO2-A <br> NOTE TO PRODUCTION: If there is a need to modify the card to $+15,16$ or 18 dBu level, the card is to be labeled with a new part number ESP-AO2-A. Revision level remains the same. <br> NOTE TO FIELD SERVICE: Do not modify cards in the field. Request Fairight, Sydney to supply the required stock. <br> ADDITIONAL NOTE: ALL AO2 CARDS LABELED WITH ESP-AO2 (only) PART NUMBER ARE SET TO +22dBu. |
| MFX 303.1 | ESP-AO2 |  | $\begin{aligned} & 1.5 \\ & 6.1 \end{aligned}$ | $\begin{aligned} & 1.6 \\ & 6.2 \end{aligned}$ | 07-May-99 | Analog O/P Card | George | $\qquad$ REPLACES ECN\# ${ }^{303}$ | To eliminae or reduce the chance of some capacitors exploding on power-up. | 1. Replace two 47 UF capacitors in locations C 155 and C 156 (which are 20 V rated) with two capacitors: 22uF, Tantalum, Low ESR, SMD E-Case, 35 V (Fairight Part No. CTD9108) 2. Replace five 100 uF capacitors in locations $\mathrm{C} 159, \mathrm{C} 160, \mathrm{C} 161, \mathrm{C} 162$ and C 176 (which are 16 V rated) with five capacitors: 33uF, Tantalum, Low ESR, SMD E-Case, 25 V (Fairight Part No. CTD2330) 3. Replace three 100 uF capacitors in locations $\mathrm{C} 163, \mathrm{C} 164$ and C 177 (which are 10 V rated) with three capacitors: 100uF, Tantalum, Low ESR, SMD E-C <br> 4. Card revision raisd from Rev.1.5 to Rev. 1.6 and from Rev. 6.1 to Rev. 6.2 NOTE TO PRODUCTION: Modify all Cards in WIP. Re-label Revision accordingly. NOTE TO FIELD SERVICE: Modify all Cards in service. Re-label Revision accordingly. |
| MFX 304 | $\begin{aligned} & \text { ESPP-AO2O } \\ & \text { ESP-AO2 } \end{aligned}$ |  | $\begin{aligned} & 6.2 \\ & 6.2 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 7.0 \end{aligned}$ | 19-May-99 | $\begin{aligned} & \text { Analog lO Card } \\ & \text { and Analog O/P } \end{aligned}$ <br> Card | George Potkonyak | INTRODUCTION OF REVISION 7 BLANK PCB | To enable setting to 12 to 24 dBu using trimpots | 1. Rev. 7 PCB introduced <br> 2. IC-s in locations U7, U8, U9 and U10 changed to OPA2064AU (Fairlight Part No. SAS7843) <br> 3. U62 and U63, OPA2134 (same as in locations U46-U41) added (Fairlight Part No. SAS3907) <br> 4. Trim Pot values in locations R65, R66, R67 abd R68 changed to 500R Multiturn, 3224J Series, SMD <br> (Fairlight Part No. RPT2337) <br> 5. Resistor values in locations R75, R77, R79 and R81chnaged to 820R, Thick Film, 0.1W, 1\% SMD0805 <br> (Fairlight Part No. RME7459) <br> 6. Link (OR0 Resistor, Fairlight Part No. RME0001) in location JP3 removed <br> 7. Pads for Links (0R0 Resistor, Metal Film, $>=0.125 \mathrm{~W}, 1 \%$, SMD0805, Fairlight Part No. RME0001) in locations JP9, JP12, JP13, JP28 and JP29 added. Final configuration to be detrmined on test. <br> 8. Pin Header pads in locations JP24, JP25, JP26 and JP27 added for future use. Link to be fitted <br> between pins 1 and 2 only for 15 dBu set-up. <br> 9. C206, C207, C208 Pads added - NOT to be populated <br> 10. Card revision raised to Rev. 7.0 |
| MFX 307 | $\begin{aligned} & \text { ESPP-AO2O } \\ & \text { ESP-AO2 } \end{aligned}$ |  | 7 | 7.1 | 03-May-99 | $\begin{aligned} & \text { Analog lO Card } \\ & \text { and Analog O/P } \end{aligned}$ <br> Card | George Potkonyak | DRAFT | xxxxxxxxxx | 1. Replace two 68 PFF capacitors in locations C 204 and C 205 with two capacitors 33 PF Multi Layer <br> 2. Add resistor 33R (Fairight Part No. RME5033) at location R186 <br> 3. Add resistor OR (Fairight Part No. RME001) at location R179, R180, R187 <br> 4. Add capacitor 100nF Multi Layer Ceramic (Fairight Part No. CCE4356) at locations C212, C213, <br> 214, C215, C216 and C211 <br> 5. Replace two inductors in locations L3 and L4 with Chip Inductor 22uH (Fairight Part No. TCS0668) <br> 6.Card revision is raised from Rev7.0 to Rev 7.1 <br> 7. NOTE TO PRODUCTION: Modify all Cards in WIP and Re-label Revision accordingly <br> 8. NOTE TO SERVICE: Modify all Cards in Service and Re-label Revision accordingly |



ECNs for AMB8 Card as at 11/6/99

| ECN Number | Assembly | New Assembly | $\begin{aligned} & \text { Current } \\ & \text { Rev } \end{aligned}$ | $\begin{aligned} & \hline \text { New } \\ & \text { Rev } \end{aligned}$ | Date | Description | Name | Special Note | Reason | Details |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MFX 61 | AMB8 |  | 1 | 1.1 | 08-Dec-94 | Analog Mother Board (8 Channel) | Chris Alfred |  | Fitment of extra brace to provide extra rigidity to the Mother Board. | Please see attached drawings identifying location and alignment of Brace to the Mother Board. The Brace has to be mounted on the solder side. |
| MFX 62 | ESP-AMB8 |  | 1.1 | 1.2 | 13-Dec-94 | Analog Mother Board (8 Channel) | Chris Alfred |  | The edge-connectors on the Analog Mother Board need to be raised to ensure an adequate mechanical connection with the plug-in cards. Placement of Fibre Insulator strips underneath the card-edge connectors overcomes this. | Place TWO Fibre Insulator strips under EACH Connector before soldering connector to Mother-Board. Make sure that the Connector is pushed down firmly while soldering so that the insulator strips are held in tightly. <br> Part No. GENM300/005B, Insulator Strip 34 Way, Qty X 4 <br> Part No. GENM300/005C, Insulator Strip 48 Way, Qty X 2 |



ECNs for CG4 Card as at 11/6/99

| ECN Number | Assembly | New Assembly | Current Rev | $\begin{aligned} & \text { New } \\ & \text { Rev } \end{aligned}$ | Date | Description | Name | Special Note | Reason | Details |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MFX 258 | ESP-CG4 |  | 4 | 4.1 | 26-Aug-98 | Colour Graphics 4 and Mixer Card | $\begin{aligned} & \text { Mario } \\ & \text { Paolino } \end{aligned}$ | Production Only Field Action: None WIP Action: None | Cost Reduction measure: <br> Parts only required on CG4's used in Fame UG have been removed <br> These parts will be added to the Fame UG BOM | 1. Delete from BOM SIGB1025 Ic HCPL2630 $\times 3$ <br> 2. Delete from BOM SIGB00251/30 Ic CY6C421-30 $\times 2$ <br> 3. Add to BOM ICSD7008 IC Socket 8 Pin machine pin $0.3^{\prime \prime} \times 3$ 4. Add to BOM ICSD7028S IC Socket 28 Pin machine pin $0.3^{\prime \prime} \times 2$ <br> 5. Change Card revision as detailed above |
| MFX 268 | ESP-CG4 |  | 4.1 | 4.2 | 06-Oct-98 | CG4 CARD | $\begin{array}{\|l\|} \hline \text { Erik de } \\ \text { Castro Lopo } \end{array}$ |  | Reboot Problem on Fame Installations. | 1. New WXMIXR Lattice Source wxcgpc9.zip Note to Production: Load new WXMIXR Lattice Program to all units in WIP as per instruction contained in wxcgpc9.zip. Re-label CG4 cards to Rev. 4.2 <br> Note to Subcontractors: Load new WXMIXR Lattice Program to all WIP units as per instruction contained in wxcgpc9.zip. Re-label CG4 Cards to Rev. 4.2 <br> Note to Service: Load new WXMIXR Lattice Program to all Fame installations as per instruction contained in wxcgpc9.zip. Re-label CG4 cards to Rev. 4.2 |
| MFX 285 | ESP-CG4 |  | 4.2 | 4.3 | 04-Mar-99 | Colour Graphics card | $\begin{aligned} & \text { Mario } \\ & \text { Paolino } \end{aligned}$ |  | Introduction of the RIO Rev 3.0 card has altered the inrush current requirements of the fuse on the CG4. | 1. Remove the fuse (Fairlight Pt No FUSG5317A) 1A Quick Blow. 2. Replace with fuse (Fairlight Pt No FUSG5338) 1A Antisurge. Change Assembly Revision as detailed above. Note to Production: Modify all existing WIP Note to Subcontractors: Modify all WIP of ESP-CG4 Cards |
| MFX 305 | ESP-CG4 |  | 4.3 | 4.4 | 27-May-99 | Colour Graphics 4 and Mixer Card | $\begin{array}{\|l\|} \hline \text { Mario } \\ \text { Paolino } \end{array}$ |  | Reversal of ECN 258 <br> To maintain compatability of the ESP-CG4 between the MFX and Fame systems, the parts removed by ECN 258 as a cost reduction measure have been re-installed by ECN 305 | 1. ADD three IC HCPL2630 at locations U24 U25 U26 (Fairlight Pn: SIGB1025) 2. ADD two IC CY7C421-30 at locations U22 U23 (Fairlight Pn: SISB00251/30) Card revision is raised to 4.4 <br> NOTE TO SERVICE: Update all spares stock NOTE TO PRODUCTION: Update all WIP NOTE TO ASSEMBLER: Update all WIP |




ECNs for DIO Card as at 11/6/99

|  | Complied by Noel Pummer |  |  |  |  |  |  | ECNs for DiO Card as at 11/6/99 |  |  | Page 16 of 42 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\frac{3}{x}$ | ECN Number | Assembly | New Assembly | Current Rev | $\begin{aligned} & \hline \text { New } \\ & \text { Rev } \\ & \hline \end{aligned}$ | Date | Description | Name | Special Note | Reason | Details |
|  | $\text { MFX } 9$ | ESP-DIO |  | 3 | 3.1 | 28-Apr-94 | Digital IO Card | Chris Altred |  |  | DUART communications <br> Connect U19/13 to U10/21 (68681FN) <br> Connect U19/11 to U10/20 <br> Cut solder side track to U26/12 (3486) <br> Connect U26/12 to U26/8 *XIRQ to PA7 <br> *XIRQ to PA7 <br> Connect U10/18 to U10/27 (68HC11) <br> *INDET analog input detect <br> Cut solder side track to U10/31 on side nearest U6 <br> Connect CN6/21 to U10/22 <br> RESET <br> Connect 1N4148 in parallel with R29, cathode to end nearest <br> C22 (Vcc). <br> EPROM <br> Install Eprom BOOT V3.3 at U12 (27C512) <br> PALS <br> Install TEST2 pals at U14,U17 |
| $\frac{A}{\Delta}$ | MFX 18 | ESP-DIO |  | 3.1 | 3.2 | 15-Jul-94 | Digital IO Card | Chris Alfred |  | New DIO software. Required for software revisions 12.0.08 and higher. Must be done in conjunction with Change Note 19. | Change $27 \mathrm{C512}$ eprom at U12 to BOOT V4.0.3. |
|  | MFX 21.1 | ESP-DIO |  | 3.2 | 3.3 | 28-Nov-94 | Digital IO Card | Chris Alfred |  | Improve audio quality. <br> Test clock signals to CLKGEN pal modulate WCLK output. <br> Once this modification has been done, the diagnostic test clock signals (TWCLK and T256FS) cant be selected as the sample clocks. The clocks from the ESP-SYN (via the ESP-DCC and TSB cable) must be used. <br> This change note must be done in conjunction with Change Note 20. | Cut component side tracks to pins 3 and 4 of U22 (CLKGEN pal). Ensure jumpers JP1 and JP2 are installed. |
|  | MFX 32.1 | ESP-DIO |  | 3.3 | 3.4 | 28-Oct-94 | Digital IO Card | Chris Alfred | This change to be carried out in conjunction with change note 42 on ESP-AIO assembly | Improve noise figures at 48 kHz to bring them inline with 44k1. Make noise figures similar for channels 1,2 and 3,4 . <br> Remove clicking at 48 KHz when not using National Semiconductor Ics 3486 and 3487. <br> Remove clicking at 48khz Digital inputs 3 and 4 (Change detail No. 8 only). <br> Cards are deemed to be acceptable if $48 \mathrm{kHz}, 44.1 \mathrm{kHz}$ and 44.056 kHz produce 87 dB SNR and $0.01 \%$ THD when in system ( $22-22 \mathrm{~K}$ ). | Cut and remove bottom half of pin 13 on U31 (IC 3486). Leave <br> On Delay Line bel A447-0250-10, cut all pins (except 7 and 14) <br> Piggy-back the delay line on U31 (3486) connecting delay/14 to U31/16, and delay/7 to U31/8. <br> Connect delay/13 to empty plate thru hole beneath U31/13. <br> Connect U31/13(IC 3486 shortened leg) to Delay/1. <br> On solder side, connect 47pF capacitor across U31/13 and U31/14 as <br> On solder side, connect 100pF capacitor across U28/3 and U28/7. <br> On solder side, connect 150pf capacitor across U11/8 and U11/12. |
|  | MFX 48.1 | ESP-DIO |  |  |  | 28-Nov-94 | Digital IO Card | Chris Alfred |  | Terminate FS256 and FSYNC. | Change note deleted. |
|  | MFX 57 | ESP-DIO |  | 3.4 | 3.5 | 28-Nov-94 | Digital IO Card | Chris Alfred |  | Clicking on channels 3,4 at 48 k fixed in software revision 12.0.27. <br> This change note reverses Detail 8 of Change note 32A. | Remove 150pF modification capacitor connected to U11/12. <br> Some ESP-DIO cards were released with the capacitor connected to U29/6-this capacitor should be removed. |
|  | MFX 60 | ESP-DIO |  | 3.5 | 3.6 | 06-Dec-94 | Digital 10 Card | Chris Alfred |  | Fix SPDIF input. | Remove resistors R2,R4,R17,R18. |
|  | MFX 64.1 | ESP-DIO |  | 3.7 | 3.6 | 16-Mar-95 | Digital IO Card | Chris Alfred |  |  | Change Note No. 64 withdrawn and PCB reverted to previous Revision Number. |
|  | MFX 89 | ESP-DIO |  | 3.6 | 3.7 | 10-Apr-95 | Digital IO Card | Chris Alfred |  | Stop MSN/WSN and TSB errors when on INPUT sync. <br> The 256Fs clocks from the AES decoders is delayed and widened. | Disconnect and remove the delay line piggy-backed onto U31 (3486). <br> Reconnect U31/13 to the PCB hole beneath it. <br> Remove the 47pF capacitor connected on the solder side between U31/13 and U31/14. <br> Ensure that 100 pF capacitor across $\mathrm{U} 28 / 3$ and $\mathrm{U} 28 / 7$ on the solder side has been removed. <br> Ensure that 150 pF capacitor across $\mathrm{U} 11 / 8$ and $\mathrm{U} 11 / 12$ on the solder side has been removed. <br> Cut component side track to U30/1 (3487). The track exits U30 between pins U30/15 and U30/16. <br> Cut component side track to U30/15. <br> Connect U18/19 (CS8411) to U6/10 (22V10 DIDECO pal). <br> Connect U11/19 (CS8411) to U6/9. <br> Connect U6/11 to U8/6 (74HC259). <br> Connect U6/14 to U30/1. <br> Connect U6/15 to U30/15. <br> Change pal at U6 to DIDECO2. |
| C-y | MFX 93 | ESP-DIO |  | 3.7 | 3.8 | 12-May-95 | Digital IO Card | Erik de <br> Castro Lopo | This Change Note requires Change Note 65B to be performed on ESPAIO. | Improves SNR of the AIOs by preventing audio frequency beating between the 12.288 MHz crystal on the ESP-DIO and the sampling rate clocks. | Change Y1 ( 12.288 MHz crystal) to 12.00 MHz . Label card as Rev 3.8. |


| ECNs for DiO Card as at 11/6/99 |  |  |  |  |  |  |  |  |  | Page 17 of 42 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ECN Number | Assembly | New Assembly | Current Rev | $\begin{aligned} & \text { New } \\ & \text { Rev } \end{aligned}$ | Date | Description | Name | Special Note | Reason | Details |
| MFX 96 | ESP-DIO |  | 3.8 | 3.9 | 16-May-95 | Digital IO Card | $\begin{aligned} & \text { Erik de } \\ & \text { Castro Lopo } \\ & \hline \end{aligned}$ |  | Reinstates detail 3 of Change Note 64 which was erroneously removed with Change Note 64A. | Change gal at U22 to CLKGEN2. All pins to be placed in socket. Label card as Rev 3.9. |
| MFX 111 | ESP-SYN |  | 2.83 .0 | 2.93 .1 | 20-Oct-95 | Fix DIO communications | Chris Alfred | Implementation of this is mandatory. | Communication errors to the DIO would cause the sytem to exit to the shell with 'Error \#003 Interrupt key pressed' report. <br> The communcation errors are due to a timing error when accessing the DUART on the ESP-SYN card. <br> The error reports DIO status "J" timeout on TVTs on R\&D machines. | 1. Change DSACK pal at U41 to DSACK3. The pal MUST be 22V10-15. <br> 2. Change IODEC pal at U69 to IODEC5. On Rev 2.8 leave pin 22 of the pal out of the socket. On Rev 3. 0 leave pin 22 in the socket. <br> 3. Disconnect modification wire between U28/10 (68681) and U41/3 (DSACK 22V10-15). This wire was added on ECN 46A. <br> 4. Connect U28/10 to RN14/5 (4k7 10 pin resistor pack) and to U41/7. <br> 5. Update revision of card. |
| MFX 126.4 | PWBMESPDIO | PWBMESPDIO- <br> E | 3.9 | 3.9 | 15-Aug-97 | Digital Input Output Card | $\begin{aligned} & \text { Mario } \\ & \text { Paolino } \end{aligned}$ | Applicable to all machines with a requirement for EMC compliance. To be used in conjunction with ECN \# n 123, 124, 125 (or later revisions) | To modify the current DIO card to meet EMC requirements. <br> The following changes are required as part of an overall system modification to make the MFX3 rack meet EMC requirements. It is important that this modification is carried out in conjunction with all other ECNs that outline EMC changes. | 1. Viewing the board from the solder side with CN3 on the left, fit the following; Solder a wire ( $16 / 0.2 \mathrm{UL}$ 1007) from the left hand mounting guide of CN4 to the right hand mounting guide of CN2. <br> 2. Repeat this for CN 2 to CN 3 . <br> 3. Attach a solder tag CONG5204 Utilux H256 or RS \#446-642 using the screw underneath the support block near CN3. Solder the other end to the left hand mounting guide on CN3. <br> This is to ensure that all D connector metal shells have electrical continuity to the chassis. <br> 4. VERY IMPORTANT Trim the mounting guides and arrange the wires so that they protrude NO higher than 1.5 mm above the PCB surface. <br> 5. When all modifications have been completed, the part number for the assembly becomes PWBMESPDIO-E. <br> Changes: <br> 126.2 Paragraph 2. Change on line 3 to show use of solder tag instead of crimp terminal. <br> Paragraph 3 \& 4 deleted, information now contained in ECN \# <br> 126.3 Paragraph 2. Change on line 3 giving correct RS part number. <br> 126.4 Paragraph 1,2,3,4. Add Product Code for solder tag, Add detailed steps. Add mounting guide dimentions. |
| MFX 251 | $\begin{aligned} & \text { ESP-DIO-E, ESP. } \\ & \text { DO-E } \end{aligned}$ |  | 3.9 | 4 | 23-Jul-98 | Digital I/O and Digital Output Only Card | $\begin{array}{\|l} \hline \text { Noel } \\ \text { Plummer } \end{array}$ |  | The ESP-DIO PCB has been redesigned. The new PCB is revision 4. <br> Rev 4 PCB incorporates all mods (including EMC) up to 3.9 therefore assembly revision 4.0 is equivalent to assembly revision 3.9. | New Revision ESP-DIO Blank PCB - Rev 4 Fairlight P/N PWAEESPDIOR4 <br> The new PCB features the following enhancements: <br> Revised split power plane on pp2. <br> Modified boundary keep out to match routing drawing. Corrected power ground expansion on 125 thou holes. Moved tracks away from four screw holes at corners to eliminate need for fibre washers. Increased clearance between pads and solder side tracks. Teardropping added to all pads for improved PCB reliability. Fairlight logo on silkscreen. |
| MFX 253.1 | $\begin{aligned} & \text { ESP-DIO-E \& } \\ & \text { ESP-DO-E } \end{aligned}$ |  | 3.9 | 3.9 | 08-Oct-98 | DIO (EMC) CARD \& DO (EMC) CARD | $\begin{array}{\|l\|} \hline \text { Noel } \\ \text { Plummer } \end{array}$ |  | DIO detection failure with power cycled at 3 seconds OFF interval | UNITS IN WIP: Replace 74LS14 chip (Fairlight part \# SITA0014) with 74HC14 in location U33. UNITS IN FIELD: If the DIO detection problem is found, replace 74LS14 chip in location U33 on the DIO card with 74 HC 14 chip. If 74 HC 14 not available can use 74 LS 14 Motorola or National brand but NOT TI brand. <br> Changes: 253.1 ECN Withdrawn |
| MFX 270.2 | $\begin{aligned} & \text { ESP-DIO-E \& } \\ & \text { ESP-DO-E } \end{aligned}$ |  | $\begin{array}{c\|} \hline 3.9 \text { or } \\ 3.10,4.0 \end{array}$ | 3.11, 4.1 | 23-Oct-98 | DIO (EMC) CARD \& DO (EMC) CARD | $\begin{array}{\|l\|} \hline \begin{array}{l} \text { Noel } \\ \text { Plummer } \end{array} \\ \hline \end{array}$ | $\begin{aligned} & \text { This ECN replaces } \\ & \text { ECN } 253 \end{aligned}$ | DIO detection failure with power cycled at 3 seconds OFF interval <br> The fix detailed in ECN 253 was found not to be $100 \%$ successful. This new fix is both more successful and much easier to implement. | ```Rev 3.x Remove tantalum cap at C22. Insert a 3 pin Dallas reset controller IC, DS1233-15 (15%), TO-92 package, Fairlight P/N SIGB0101, at C22 in the following manner. With the edge connector of the PCB closest to you and the flat side of the IC facing U28, insert the middle pin (pin 2) into the hole marked positive (+). Insert the right hand pin (pin 1) of the DS1233 into the other hole of C22. Slide 9mm of insulation onto the left hand pin (pin 3) of the IC and solder it to the left hand lead of R29 (side closest Rev 4.0 C22). Remove diode at D900, tantalum cap at C22 and 100k resistor at R29. Insert a 3 pin Dallas reset controller IC, DS1233-15 (15%), TO-92 package, Fairlight P/N SIGB0101, at C22 in the following manner. With the edge connector of the PCB closest to you and the flat side of the IC facing U28, insert the middle pin (pin 2) into the hole marked positive (+).``` |



|  | ECN Number | Assembly | $\begin{gathered} \text { New } \\ \text { Assembly } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { Current } \\ \text { Rev } \end{array}$ | $\begin{aligned} & \text { New } \\ & \text { Rev } \end{aligned}$ | Date | Description | Name | Special Note | Reason | Details |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 듣 | MFX 95 | SP-DO |  | 3.7 | 3.8 | ${ }^{\text {2-May-99 }}$ | Digital Output Card. | $\begin{aligned} & \text { Erik de } \\ & \text { Castro Lopo } \end{aligned}$ |  | Improves SNR of the AOs by preventing audio frequency beating between the 12.288 MHz crystal on the ESP-DO and the sampling rate clocks. | Change Y1 ( 12.288 MHz crystal) to 12.00 MHz Label card as Rev 3.8. |
|  | MFX | ESP |  | 3.8 | 3.9 | 19-May-95 | Digital Output OOnly) Card | $\begin{array}{\|l\|} \hline \begin{array}{l} \text { Noel } \\ \text { Plumm } \end{array} \end{array}$ |  | Reinstates detail 3 of Change Note 64 which was erroneously removed with Change Note 64A. This improves audio quality. | Change gal at U22 to CLKGEN2. All pins to be placed in socket. Label card as Rev 3.9 . |
|  | MFX 130.5 | PWBMESPDO | PWBMESPDO-E | 3.9 | 3.9 | 15-Aug-97 | Digital Output Card <br> Card | $\begin{array}{\|l\|} \hline \text { Mario } \\ \text { Paolino } \end{array}$ |  | To modify the current DO card to meet EMC <br> The following changes are required as part of an overall system modification to make the MFX3 rack meet EMC requirements. It is important that this modification is carried out in conjunction with all other ECNs that outline EMC changes. | 1. Viewing the board from the solder side with CN3 on the left, fit the following; <br> Solder a wire (16/0.2 UL 1007) from the left hand mounting guide of CN4 to the right hand mounting guide of CN3. <br> 2. Attach a solder tag CONG5204 Utilux H256 or RS \#446-642 using the screw underneath the support block near CN3. Solder the other end to the left hand mounting guide on CN3. <br> This is to ensure that all D connector metal shells have electrical continuity to the chassis. <br> 3. VERY IMPORTANT Trim the mounting guides and arrange the wires so that they protrude NO higher than 1.5 mm above the PCB surface <br> . When all modifications have been completed, the part number for the assembly becomes解 <br> Changes: <br> 130.4 Paragraph 2. Re-specify cable and connector specifications <br> 130.5 Paragraph 1,2,3 Add Product Code for solder tag. Add detailed steps. Add mounting guide dimentions |
|  | MFX 251 | ESPDDIO-E, ESP. <br> DO-E |  | 3.9 | 4 | 23-Jul-98 | Digital I/O and Digital Output Only Card | $\begin{aligned} & \text { Nool } \\ & \text { Plummer } \end{aligned}$ |  |  | New Revision ESP-DIO Blank PCB - Rev 4 Fairlight P/N PWAEESPDIOR4 The new PCB features the following enhancements: Revised split power plane on pp2. Modified boundary keep out to match routing drawing. Corrected power ground expansion on 125 thou holes Moved tracks away from four screw holes at corners to eliminate need for fibre washers. Increased clearance between pads and solder side tracks. Teardropping added to all pads for improved PCB reliability. Fairlight logo on silkscreen. |
| $\stackrel{\rightharpoonup}{ \pm}$ | MFX 253.1 | ESP-DIO-E \& ESP-DO-E |  | 3.9 | 3.9 | 08-Oct-98 | DIO (EMC) CARD \& DO (EMC) CARD | Noel Plummer |  | DIO detection failure with power cycled at 3 seconds OFF interval | UNITS IN WIP: Replace 74LS14 chip (Fariright part\# \# STAA0014 with $74 H C 14$ in location U33. UNITS IN FIELD: If the DIO detection problem is found, replace 74 LS14 chip in location U33 on the DIO card with 74 HC14 chip. If 74 HC14 not available can use 74 LS14 Motorola or National brand but NOT TI brand. <br> Changes: 253.1 ECN Withdrawn |
|  | MFX 270.2 | ESPPDIO-E \& ESP-DO-E |  | $\begin{array}{\|c\|} \hline 3.9 \text { or } \\ 3.10,4.0 \end{array}$ | 3.11, 4.1 | 23-Oct-98 | DIO (EMC) CARD $\&$ DO (EMC) CARD | $\begin{aligned} & \text { Nool } \\ & \text { Pummer } \\ & \text { Pum } \end{aligned}$ | This ECN replaces ECN 253 | DIO detection failure with power cycled at 3 secoThe fix detailed in ECN 253 was found not to be <br> 100\% successtu successtul and much easier to implement. | Rev 3.x <br> Remove tantalum cap at C22. <br> Insert a 3 pin Dallas reset controller IC, DS1233-15 (15\%), TO-92 package, Fairlight P/N SIGB0101, <br> at C22 in the <br> ollowing manner. <br> With the edge connector of the PCB closest to you and the flat side of the IC facing U28, insert the middle pin <br> (pin 2) into the hole marked positive (+). <br> Insert the right hand pin (pin 1) of the DS1233 into the other hole of C22. <br> Slide 9 mm of insulation onto the left hand pin (pin 3) of the IC and solder it to the left hand lead of <br> R29 (side closest <br> C22). <br> Rev 4.0 <br> Remove diode at D900, tantalum cap at C22 and 100k resistor at R29. <br> at C22 in the <br> Insert a 3 pin Dallas reset controller IC, DS1233-15 (15\%), TO-92 package, Fairlight P/N SIGB0101, <br> following manner. middle pin <br> With the edge connector of the PCB closest to you and the flat side of the IC facing U28, insert the <br> (pin 2 ) into the hole marked positive ( + ). <br> Insert the right hand pin (pin 1) of the DS1233 into the other hole of C22. <br> Slide 9 mm of insulation onto the left hand pin (pin 3) of the IC and insert it into the left hand HOLE of <br> R29 (side closest C22). <br> Position this new IC so that its top is no higher than 8 mm above the PCB. <br> Note: After this modification the type and brand of IC at U33 no longer matters. <br> Change the assembly revision of the card as per above. <br> UNITS IN WIP: Replace cap at C22 with DS1233 IC in location C22. <br> UNITS IN FIELD: If the DIO detection problem is found, replace cap at C22 with DS1233 IC in location C22. <br> Changes: 270.1 Seperated mod details for $3 . x$ and 4.0 <br> 270.2 Added height restriction details for the DS1233 IC. |



ECNs for LTC Card as at 11/6/99

| ECN Number | Assembly |  | Current Rev | $\begin{aligned} & \text { New } \\ & \text { Rev } \\ & \hline \end{aligned}$ | Date | Description | Name | Special Note | Reason | Details |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MFX 6 | ESP-LTC |  | 2 | 2.1 | 28-Apr-94 | LTC and AES 10 | Chris Alfred |  | PCB error | Cut component side track to P4/1 <br> Cut component side track to P4/2 <br> Cut component side track to $\mathrm{P} 4 / 3$ <br> Cut component side track to P5/2 <br> Cut component side track to $\mathrm{P} 5 / 3$ <br> Connect P4/2 to T2/3 (PE65612) <br> Connect P4/3 to T2/4 <br> Connect P5/1 to U5/8 (74HC4053) <br> Connect P5/2 to T1/3 (PE65612) <br> Connect P5/3 to T1/4 <br> Change C 15 to 680 pF ceramic |
| MFX 78.1 | ESP-LTC |  | 2.1 | 2.1 | 07-Apr-95 | LTC and AES 10 | Chris Alfred | Correct typing errors. | Change in flat ribbon cable length due to ease of assembly. | Change flat ribbon cable length from 60 mm to 80 mm . |
| MFX 85 | ESP-LTC |  | 2.1 | 2.2 | 24-Mar-95 | LTC and AES 10 | Chris Alfred |  | Greater noise immunity when there is no input connected to LTC input. This stops the diagnostics reporting bad code and interrupt overrun when no input is connected. <br> It is not essential for this change to be done for correct operation of the system. <br> Cards already at revision 2.1 need not incorporate this change. If the card must be upadated to a higher revision than 2.2 , then this change must be implemented. <br> New unpopulated production cards should incorporate this change. | Change R13 to 4k7. Change R26 to 4k7. |
| MFX 101 | ESP-LTC |  | 2.2 | 2.3 | 08-Jun-95 | LTC board | Chris Alfred |  | Allow selection between LTCA or LTCB connector to be fed to LTCA reader chip. This modification is preparation for MFX to only require one LTC reader (LTCA reader). | Cut solder side track to JP1/8. <br> Cut component side track to U5/12 ( 74 HC 4053 ). The track exits U5 between pins U5/4 and U5/5. <br> Connect JP1/8 to JP1/12. <br> Connect U5/12 to U2/7 (LM311). |
| MFX 127.1 | PWBMESPLTC | PWBMESPLTC- E | 2.3 | 2.3 | 03-Aug-98 | LTC-E Card. | $\begin{aligned} & \begin{array}{l} \text { Noel } \\ \text { Plummer } \end{array} \\ & \hline \end{aligned}$ | ECN withdrawn and replaced by ECN 227.3 | ECN withdrawn and replaced by ECN 227.3 | ECN withdrawn and replaced by ECN 227.3 Changes: 127.1 ECN withdrawn and replaced by ECN 227.3 |
| MFX 227.3 | ESP-LTC-E |  | 2.3 | 2.3 | 03-Aug-98 | LTC and AES I/O card, EMC Version. | $\begin{aligned} & \text { Noel } \\ & \text { Plummer } \end{aligned}$ | This ECN overrides <br> ECN 127. <br> To be used in <br> conjunction with ECN <br> \# + 23, 124, 125, 126 <br> (or later revisions) for <br> EMC requirements. | Installation of XLR connectors on ESP-LTC-E by card assembly contractors. | 1. ADD: $3 \times$ Connector XLR Female <br> Fairlight P/N COND0119 <br> Neutrik NC3FD-L-1 <br> 2. ADD: $2 \times$ Connector XLR Male <br> Fairlight P/N COND0120 <br> Neutrik NC3MD-L-1 <br> 3. View the board with P1 on the left, component side up. <br> Solder 25 mm long flying leads ( $16 / 0.2$ UL1007) from the XLR connectors to the PCB in the following manner. <br> (refer attached diagram) <br> A: For connectors P1, P2 \& P4, attach pin1 of connector to left hand hole, pin2 of connector to right hand hole \& pin3 to middle hole. Earth shell of connector to pin1." <br> B: For connectors P3 \& P5, attach pin1 of connector to right hand hole, pin2 of connector to left hand hole, \& pin3 to middle hole. <br> Earth shell of connector to pin 1." <br> Changes: 227.2 Correction of ECN 227.1 <br> 227.3 Correction of ECN 227.2 |
| MFX 275 | $\begin{aligned} & \text { ESP-LTC \& ESP- } \\ & \text { LTC-E } \end{aligned}$ | ESP-LTC-C | 2.3 | 3 | 02-Dec-98 | LTC and AES I/O card | $\begin{array}{\|l\|} \hline \text { Noel } \\ \text { Plummer } \end{array}$ |  | The ESP-LTC PCB has been redesigned. The new PCB is revision 3. It incorporates all mods (including EMC) up to revision 2.3. Assembly revision 3.0 is equivalent to assembly revision 2.3 except for the addition of C 19 between pin 1 of P 4 (AES SYN input) and ground. The new PCB eliminates the need for the two version of the assembled card, the non-EMC (ESP-LTC) and EMC (ESP-LTC-E) versions. | New Revision ESP-LTC Blank PCB - Rev 3 Fairlight P/N PWAEESPLTCR3 The new PCB features the following enhancements: <br> Incorporates all mods up to Assembly Rev 2.3 plus C19. <br> Layout changed from 2 layer to 4 layer. <br> Both inner power planes split into 3 zones. <br> XLRs changed to PCB EMC type Neutrik NC3FD-H and NC3MD-H, to eliminate the flying leads. PCB depth reduced by 1.35 " to $3.175^{\prime \prime}$ to facilitate cable insertion onto the Midi card. Increased pad to track clearance on solder side to improve reliability. All pads and vias teardropped for improved reliability. Moved support blocks $0.025^{\prime \prime}$ towards PCB edge so that blocks align with the edge. Added Fairlight Logo on top overlay. |




ECNs for MID Card as at 11/6/99


ECNs for MID Card as at 11/6/99

| ECN Number | Assembly | New Assembly | Current Rev | $\begin{aligned} & \text { New } \\ & \text { Rev } \\ & \hline \end{aligned}$ | Date | Description | Name | Special Note | Reason | Details |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MFX 75.1 | ESP-MIDI |  | 4.2 | 4.3 | 09-Feb-95 | MIDI Card | Chris Alfred |  | DUART (68681) at U17 can be destroyed by noise received via MFX cable. This Change Note buffers the *MFXDETECT signal to protect the DUART, and references the cable GND to the system digital ground. <br> When the DUART is destroyed, the system can't detect the Sync 10 module when the MFX cable is not CONNECTED. <br> There are also cases of the destroyed DUART causing intermittent crashes of the MFX console (usually detected by the PLAY light flashing and transport remains stationary). If similar problems are occurring, the DUART at U17 should be replaced and this Change Note performed on the card. | Cut solder side track to R2 (2K2) on side nearest U1 (LM1881). <br> Connect R2 pin nearest JP1 to U6/3 (74HC14). <br> Connect U6/4 to U17/3 (68681). <br> Place shorting plugs on all 4 positions on JP1. (i.e. short pins 1-2, $3-4,5-6$, and $7-8$ ). |
| MFX 83 | ESP-MIDI |  | $\begin{array}{\|c\|} \hline 2.8,3.6, \\ 4.3 \end{array}$ | $\begin{array}{\|c\|} \hline \text { 2.9, 3.7, } \\ 4.4 \end{array}$ | 08-Mar-95 | MIDI Card | Chris Alfred |  | Remove overshoot on SYSCLK input to TR1 timecode reader chip to significantly reduce probability of TR1 starting in test mode which stops it reading timecode. <br> There is a bug in the TR1 chip which can cause it to power-up in test mode. The test mode can only be exited by power-cycling the chip until it does not start in test mode. This problem is still under investigation by ARTI (the manufacturer of the TR1) and Fairight. <br> After this modification, the TR1 will start in test mode approximately once in 60 power-cycles. | Connect 100 pF ceramic capacitor across U14 (TR1) pins 1 and 4. Connect 100 pF ceramic capacitor across U20 (TR1) pins 1 and 4. |
| MFX 84 | ESP-MIDI |  | $\begin{gathered} \text { 2.9, 3.7, } \\ 4.4 \end{gathered}$ | $\begin{array}{\|c\|} \hline 2.1,3.8, \\ 4.5 \end{array}$ | 10-Mar-95 | MIDI Card | Chris Alfred |  | Fix random failure of LTC readers. The SYSCLK input is driven by a CMOS gate. The tIMCD input is held low while the *RESET is asserted on the ESP-SYN | Rev 4 PCB <br> 1 Remove U12 and U13 (both 74LS157). <br> 2. Lift pin 15 of a 74 HC 157 and place in U12. <br> 3. Lift pin 15 of a 74 HC 157 and place in U13. <br> 4. Connect the lifted U13/15 to the lifted U12/15 and to U6/6 ( 74 HC 14 ) <br> 5. Connect U6/5 to RN5/10. <br> Rev 2 and 3 PCB <br> 1. Remove U12 and U13 (both 74LS157). <br> 2. Lift pin 15 of a 74 HC 157 and place in U12. <br> 3. Lift pin 15 of a 74 HC 157 and place in U13. <br> 4. Connect the lifted U13/15 to the lifted U12/15 and to U29/13 (3487) <br> 5. Connect U29/15 to RN5/10. |
| MFX 99.2 | ESP-MIDI |  | 4.5 | 4.5 | 15-Jul-96 | MIDI card | Chris Alfred | For manufacturing only. | Unavailabilty of ARTI TR1 ICs. | 1. Do not place IC ARTI TR1 and socket at location U20. <br> 2. Connect U20/5 to U20/1. <br> 3. Do not place modification capacitor of 100 pF between pins 1 and 4 of U2O. (ECN \#83) |
| MFX 102 | ESP-MIDI |  | 3.8 | 3.9 | 13-Jun-95 | MIDI Card | Chris Alfred | Rev 3 cards only | $\begin{aligned} & 40 \text { way cable directly soldered too ESP-MIDI Rev3 } \\ & \text { to ESP-PLL card doess not have all signals } \\ & \text { connected. This stops AES sync working when } \\ & \text { using DRECT } \\ & \text { revs above } 5 \text {. mode as provided by x_pll xilinx } \\ & \text { Notet that some old Rev } 3 \text { ESP-MIDI cards have } \\ & \text { the last four wires of the 40 way cable stripped off, } \\ & \text { this mod is not possibibe on these cards. Instead, } \\ & \text { the card should be replaced with a Rev } 4 \text { card. } \end{aligned}$ | Connect cable wire pin 38 to U23/19 (CS8411). Connect cable wire pin 40 to JP4/15. |
| MFX 104.2 | ESP-MIDI |  | 4.5 | 4.5 | 15-Jul-96 | MIDI Card | Erik de Castro Lopo |  | The ARTI TR1 chip is no longer available. | 1. The ARTI TR1 chip at location U14 may be replaced with Otari I-0055 chip without further modification. <br> 2. Do not place modification capacitor of 100 pF between pins 1 and 4 of U14. |
| MFX 118 | ESP-MIDI |  | 4.5 | 4.6 | 21-Nov-95 | MIDI Card | Chris Alfred |  | Allow ESP-MIDI Rev 4 to operate correctly when using Music Software. <br> The MIDI C input to the CMI28 Midi Processor card was not terminated which would cause spurious interrrupts thus slowing MIDI Processor operation. | 1. Connect solder side edge connector (CN1) pin 43B to TP2. |



|  | npliled by Noel Plummer |  |  |  |  |  |  | ECNs for MID Card as at 11/6/99 Page 27 of 42 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ECN Number | Assembly | $\begin{gathered} \text { New } \\ \text { Assembly } \end{gathered}$ | $\begin{gathered} \text { Current } \\ \text { Rev } \end{gathered}$ | $\begin{aligned} & \text { N } \\ & \text { Rev } \end{aligned}$ | Date | Description | Name | Special Note | Reason | Details |
|  | MFX 249.1 | ESP-MID \& \& ESP-MIDI-E | ESP-MID-C | 4.8x | 5.0x | 20-Jul-98 | Midi and Sync Control card | Noel Plummer |  |  | New Revision ESP-MIDI Blank PCB - Rev 5 PN PWAEEESPMIDIR5 Part Number 1MFXPWBMIDC replaces 1MFXPWBMIDE and 1MFXPWBMIDZ Part Number 1MFXPWBMIDC replaces 1 MFXPWBMIDE and 1 MFXPWBMIDZ Part Number MANMESPMIDC replaces MANMESPMIIE and MANMESPMIII Other new part numbers with related $\mathrm{P} / \mathrm{Ns}$ shown in brackets: <br> EXCMIDC (EXCMIDE and EXCMIDI) <br> FAULTYMIDC (FAULTYMIDE and FAULTYMIDI) <br> REPMIDC (REPMIDE and REPMIDI) <br> WARMIDC (WARMIDE and WARMIDI) <br> The 4 jumpers (P/N COND6747) and the $4 \times 2$ Header (PN CONG5233-4) have been eliminated by prelinking on the PCB. <br> The re-positioning of JP3 has eliminated the need to plug the short extender cable (PN CABM7334) into JP3, before assembling the SYNC-IO module. <br> Changes: 249.1 Deleted line 4 of Details of Change, corrected part numbers in first three lines of Details of Change. |
| $\stackrel{\rightharpoonup}{G}$ | MFX 266 | ESP-MID-C |  | 5.0x | 6.0x | 28-Sep-98 | Midi and Sync Control card | $\begin{aligned} & \text { Noel } \\ & \text { Plummer } \end{aligned}$ |  | The ESP-MIDD blank PCB has been updated again is revision 6 which is electrical equivalent to rev. 5 PCB. Rev. 6 allows a box header to once again be used at JP3. <br> JP8 has been moved slightly to the left, to improve alignment with the cable which comes from the LTC card. <br> The position of mounting holes for the aluminium support blocks has been corrected. They have <br>  | New Revision ESP-MDI Blank PCB - Rev 6 PN PWAEESPMIDIR 6 |


| 3 | Compliled by Noel Plummer |  |  |  |  |  |  | ECNs for P19 Card as at 11/6/99 |  |  | Page 28 of 42 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\underset{0}{0}$ | ECN Number | Assembly | New Assembly | Current Rev | $\begin{aligned} & \hline \text { New } \\ & \text { Rev } \\ & \hline \end{aligned}$ | Date | Description | Name | Special Note | Reason | Details |
| $\begin{aligned} & \bar{\omega} \\ & \sim \\ & \stackrel{0}{2} \\ & \frac{1}{\grave{0}} \\ & \end{aligned}$ | MFX 229 | 1MFXCSLPSAN, 1MFXCSLPO2N, 1MFXCSLP19N |  |  |  | 16-Oct-97 | $\begin{aligned} & \text { CONSOLE } \\ & \mathrm{MFX}+\mathrm{S} / \mathrm{A}, \mathrm{O} R, \\ & 19 \mathrm{~S} \end{aligned}$ | $\begin{array}{\|l} \text { Noel } \\ \text { Plummer } \end{array}$ |  | A number of MFX+ consoles have recently been shipped with a non-locking type DIN connector on the external power supplies. This connector has been found to cause problems if the console is moved while powered and in particular the console's config info, stored in the NVRAM, is corrupted. | Replace the DIN connector with a locking type (Fairlight P/N COND6784, Preh P/N 71430-070, Farnell P/N 437-220) as per attached drawing PSU2001.DW2 rev 1.7. |
| 3 | MFX 235 | CSLMFXP19 |  | 1.4 | 1.5 | 24-Nov-97 | MFX Plus 19" <br> Rack Mount <br> Console | $\begin{aligned} & \text { Mario } \\ & \text { Paolino } \end{aligned}$ |  | Introduction of MFX-010 Rev 7 PCB see ECN 233 | 1. Delete CABM6259 <br> 2. Add CABM6259C <br> 3. Change assembly revision to 1.5 |
| $\underset{ }{\stackrel{\Sigma}{2}}$ | MFX 260 | CSLMFXP19 |  | 2 | 2.1 | 31-Aug-98 | MFX Plus 19" rack mount console | $\begin{aligned} & \text { Mario } \\ & \text { Paolino } \end{aligned}$ | Production Only Field Action: None WIP Action: None | The cable providing power to the LCD backlight, loops from one LCD to the next. The centre connector has 2 wires crimped onto the one pin which makes the join unreliable. | Delete: $1 \times$ CABM6258 MFX010 to MFK LCD power Add: $2 \times$ CABM6261 MFX010 to MFK LCD power Change Assembly revision as detailed above. |

ECNs for PCI Card as at 11/6/99

| ECN Number | Assembly | New Assembly | Current Rev | New Rev | Date | Description | Name | Special Note | Reason | Details |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MFX 221 | ESP-PCI |  | 5 | 5.1 | 04-Sep-97 | PCI Card | $\begin{aligned} & \text { MARIO } \\ & \text { PAOLINO } \end{aligned}$ |  | Connector JP3 is for R\&D use. Not required for production. | 1. Remove Connector 1 * 8 Header, CONG5272-8 from location JP3 2. Relabel PCB Assembly as 5.1. |
| MFX 248 | ESP-PCI |  | 5.1 | 5.2 | 13-Aug-98 | PCI Card | $\begin{aligned} & \text { Noel } \\ & \text { Plummer } \end{aligned}$ |  | The Lattice firmware on the PCI card has been changed for the following reasons. <br> To fix clicks in audio during record <br> To allow use of Symbios 53C810 based cards. | Reload the PCI Lattice device using the wxcgpc7.dld file. <br> This file is included with documentation in the wxcgpc7.zip file available from the Fairlight BBS. Refer to wxcgpc7.doc for instructions. <br> Change assembly revision number on the PCI PCB to 5.2 |
| MFX 306 | ESP-PCI |  | 5.2 | 5.2 | 27-May-99 | PCI Card | $\begin{array}{\|l\|} \hline \text { Mario } \\ \text { Paolino } \end{array}$ | For Your Information Only | Superceded Network \& SCSI card have been replaced by currently available substitutes. | 1. Fairlight Pn: PASYPWBPNE Ether Express PRO 10/100TX PCI Buss RJ45 was IT PILA8460 is now a IT PILA8460B <br> 2. Fairlight Pn: PASYPWBPSN PCI Fast SCSIII card was Symbios 8100 S is now a Symbios 810 Assembly revision number remains the same. |


| ECN Number | Assembly | New Assembly | Current Rev | $\begin{aligned} & \text { New } \\ & \text { Rev } \\ & \hline \end{aligned}$ | Date | Description | Name | Special Note | Reason | Details |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MFX 33 | ESP-PLL |  | 2 | 2.1 | 10-Oct-94 | Phase Locked Loop Card | Chris Alfred |  | Connect WCLKREF to external PLL connector JP4. <br> Schmitt trigger on frame inputs. | Change U23 to 74LS244 Connect JP4/9 to U14/10 (PLWDIV). Mark PCB as Rev 2.1. |
| MFX 36 | ESP-PLL |  | 2.1 | 2.2 | 19-Oct-94 | Phase Lock Loop <br> Card | Chris Alfred |  | Quicker lock time and reduced jitter from RUNPLL,FRAMEPLL. Remove phase comparator feed-thru to VCO control on word clock PLLs. | Change R46 to 10 k . <br> Change R49 to 39 k . <br> Change C46 to 100 nF monolithic capacitor. <br> Connect 470nF monolithic capacitor across R54. Connect 470nF monolithic capacitor across R58. Connect 470nF monolithic capacitor across R62. Mark PCB as Rev 2.2. |
| MFX 41 | ESP-PLL |  | 2.2 | 2.3 | 28-Oct-94 | Phase Lock Loop Card | Chris Alfred |  | Fix error in crystal oscillator circuit. Fix adjustment range of crystals. | Do not populate capacitor locations $\mathrm{C} 64, \mathrm{C} 65, \mathrm{C} 82$ and C 83 till further notice. |
| MFX 45 | ESP-PLL |  | 2.3 | 2.4 | 01-Nov-94 | $\begin{aligned} & \text { Phase Lock Loop } \\ & \text { Card } \end{aligned}$ | Chris Alfred |  | Fix WCLKOUT level. Remove VITC sync glitches. Fix audio clicks. | Change R8 to 4R7. <br> Connect 75R across C2 (10p). <br> Cut component side track to U11/7 (LM1881) on side nearest C18. <br> Connect JP3/13 to U23/9 (74LS244). <br> Remove R35,R38,R40. <br> Connect U25/5 (74HC14) to U16/4 (PLWMUX). <br> Connect U26/5 (74HC14) to U16/6. <br> Connect U26/9 to U16/8. |
| MFX 47 | ESP-PLL |  | 2.4 | 2.5 | 03-Nov-94 | Phase Lock Loop card | Chris Alfred |  | Fix clicking when NS 3486 chips used in system. | Change PLWMUX at U16 to PLWMUX2. |
| MFX 50 | ESP-PLL |  | 2.5 | 2.6 | 11-Nov-94 | $\begin{aligned} & \text { Phase Lock Loop } \\ & \text { Card } \end{aligned}$ | Chris Alfred |  | Improve distortion at 48k and 32k. | Change R57 (100k) to 100R. Change R61 (100k) to 100R. Change R65 (100k) to 100R. |
| MFX 53 | ESP-PLL |  | 2.6 | 2.7 | 18-Nov-94 | $\begin{aligned} & \text { Phase Lock Loop } \\ & \text { Card } \end{aligned}$ | Chris Alfred |  | Connect WCLK from multi-MFX interface to PLL card. | Connect JP7/40 to U18/56 (XC3042). |
| MFX 54 | CABM7300 |  |  |  | 21-Nov-94 | ESP-PLL to ESP <br> MIDI 40 way <br> Cable | Chris Alfred |  | New Cable required for ESP-MIDI Rev 4 PCB connector location JP5 (40 Way header/box connector) for Data transfer to ESP-PLL connector location JP7 (40 Way header/box connector). Part Number allocated CABM7300. | 40 way cable required to be made up in a one-to-one connection using 40 way flat cable connector sockets as per following specifications; <br> a. Connector part no. COND6035, Quantity X 2 <br> b. 40 way flat cable part no. CABG6042, Length X 170 mm |
| MFX 55 | ESP-PLL |  | 2.7 | 2.8 | 23-Nov-94 | $\begin{aligned} & \text { Phase Lock Loop } \\ & \text { Card } \end{aligned}$ | Chris Alfred |  | Fix marginal locking to LTC at 30fps. Faster frame source lock time. | Change C42 to 470 nF monolothic ceramic. Change R46 to 100k. Change C46 to 470 nF monolithic ceramic. Change R52 to 100 k . |
| MFX 66 | CABM7332 |  |  |  | 16-Dec-94 | ESP-PLL to ESP MIDI Rev. 426 way Cable | Chris Alfred |  | New Cable required for ESP-MIDI Rev 4 PCB connector location JP6 ( 26 Way header/box connector) for Interface connections to ESP-PLL connector location JP3 (26 Way header/box connector). Part Number allocated CABM7332. | 26 way cable required to be made up in a one-to-one connection using 26 way flat cable connector sockets as per following specifications; <br> a. Connector part no. COND6004, Qty X 2 <br> b. 26 way flat cable part no. CABG6014, Length X 170 mm . |
| MFX 90 | ESP-PLL |  | 2.8 | 2.8 | 13-Apr-95 | Phase Lock Loop <br> Card | Chris Alfred | This formalises current use. | Fix error in crystal oscillator circuit. Fix adjustment range of crystals. | 1. Place and solder following capacitors <br> C64 Ceramic 33pF 50V as per BOM Rev. 3.0 <br> C65 Ceramic 33pF 50V as per BOM Rev. 3.0 <br> C82 Ceramic 33pF50V as per BOM Rev. 3.0 <br> C83 Ceramic 12 pF 50 V as per BOM Rev. 3.0 <br> (This overrides ECN 41) <br> 2. Solder following capacitors on the solder side. <br> Ceramic 150 pF 50 V parallel to C64. <br> Ceramic 82 pF 50 V parallel to C 65 . <br> Ceramic 82pF 50V parallel to C82. <br> Ceramic 56 pF 50 V parallel to C 83 . <br> 3. It is essential that crystals $\mathrm{Y} 1, \mathrm{Y} 2, \mathrm{Y} 3$ and Y 4 be exactly the same as are presently in use i.e. <br> Manufacturer: Rakon <br> Supplier: Dalkeith <br> Batch: \#215 MAR <br> Marking: DDD16 <br> 4. If the crystals as above are not available then capacitors $\mathrm{C} 64, \mathrm{C} 65, \mathrm{C} 82, \mathrm{C} 83$ should be left off. |
| MFX 123 | ESP-PLL |  | 2.8 | 2.9 | 08-Feb-96 | Phase Lock Loop Card | $\begin{array}{\|l\|} \text { Erik de } \\ \text { Castro Lopo } \end{array}$ | Applies to all production machines | To remove redundant crystal modules for EMC .compliance. | 1. Remove 20 MHz Crystal Module (X1). |

ECNs for PLL Card as at 11/6/99

| ECN Number | Assembly |  | Current Rev | $\begin{aligned} & \hline \text { New } \\ & \text { Rev } \\ & \hline \end{aligned}$ | Date | Description | Name | Special Note | Reason | Details |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MFX 128 | PWBMESPPLL | PWBMESPPLL- <br> E | 2.9 | 2.9 | 22-Feb-96 | $\begin{aligned} & \text { Phase Lock Loop } \\ & \text { Card } \end{aligned}$ | Leith Stewart | Applicable to all machines with a requirement for EMC compliance. To be used in conjunction with ECN \# 123, 124, 125, 126, 127 (or later revisions) | To modify the current PLL card to meet EMC requirements. | 1. The following changes are required as part of a system modification to make the MFX3 rack meet EMC requirements. It is important that this modification is carried out in conjunction with all other ECNs that outline EMC changes. <br> 2. Replace all BNC connectors with metal shell connector (F/Light \# COND6998 - Connector BNC Vitelec VBM211). Ensure that the star washer is placed and that the nut is well tightened to the support panel to ensure good electrical contact. <br> 3. Viewing the board solder side up, P1 on the left, solder a wire (24AWG) from the right shell mounting guide of P1 (9P M) to the left hand mounting guide of P2 (9P M) together using 24AWG wire. Solder another wire (24AWG) to the left hand mounting guide of P1 and screw the other end to the support block screw (a crimp terminator may be used). <br> 3. When all modifications have been completed, the part number for the assembly becomes PWBMESPPLL-E. |
| MFX 146.1 | ESP-PLL |  | 2.9 | 2.1 | 17-Sep-97 | Phased Lock Loop Card | $\begin{aligned} & \text { ERIK DE } \\ & \text { CASTRO } \\ & \text { LOPO } \end{aligned}$ |  | Increase output level of WCLK OUT signal to $4 \mathrm{~V} p$. p when terminated. | Remove 75R modification resistor across C2 (10pf). Change U15 from 74ACT244 to 74F244(or 74FCT244). |
| MFX 147.1 | ESP-PLL-E |  | 2.9 | 2.1 | 05-Dec-97 | Phased Lock Loop Card EMC Version | Chris Alfred |  | Increase output level of WCLK OUT signal to 4 V pp when terminated. | Remove 75R modification resistor across C2 (10pf). Change U15 from 74ACT244 to 74F244(or 74FCT244). |
| MFX 209.1 | ESP-PLL, ESP- PLL-E |  |  |  | 11-Jun-97 | Phase Lock Loop Card (including EMC Version) | NOEL PLUMMER |  | The $2 \times 9$ pin header, JP5 was included on the PLL card for initial development work and is no longer required. | Delete $2 \times 9$ pin header CONG5233-9 at location JP5, for new build. |
| MFX 245 | $\begin{aligned} & \text { ESP-PLL, ESP- } \\ & \text { PLL-E } \end{aligned}$ | ESP-PLL-C | 2.1 | 3 | 08-Apr-98 | Phased Lock Loop Card EMC Version | $\begin{aligned} & \text { Noel } \\ & \text { Plummer } \end{aligned}$ |  | The ESP-PLL PCB has been redesigned. The new PCB is revision 3. <br> Rev 3 PCB incorporates all mods up to 2.10 therefore assembly revision 3.0 is equivalent to assembly revision 2.10. <br> Rev 3 PCB uses variable oscillators modules, inplace of the previous discrete sample rate clock circuitry. This, plus some other changes has resulted in a component count reduction of over 50 pieces compared with the rev 2 PCB. The new PCB also eliminates the need for the two version of the assembled card, the non-EMC (ESP-PLL) and EMC (ESP-PLL-E) versions. | New Revision ESP-PLL Blank PCB - Rev 3 <br> Part Number 1MFXPWBPLLC replaces 1MFXPWBPLLE and 1MFXPWBPLLZ <br> Part Number MANMESPPLLC replaces MANMESPPLLE and MANMESPPLL <br> Part Number EXCPLLC replaces EXCPLLE and EXCPLL <br> Part Number REPPLLC replaces REPPLLE and REPPLL <br> Part Number WARPLLC replaces WARPLLE and WARPLL <br> Part Number FAULTYPLLC replaces FAULTYPLLE and FAULTYPLL |
| MFX 247.1 | ESP-PLL-C | ESP-PLL-C | 3.1 | 3 | 27-Aug-98 | Phased Lock Loop Card EMC Version | George Potkonyak | Features introduced by ECN 247 are no longer required. | PLX card deleted. | Cutting of tracks not required. <br> Installation of header at JP4 not required <br> Installation of jumpers between pins 7 and 10 and pins 8 and 0 of JP4 not required <br> Note 1: 150 pF capacitors at C 77 and C 79 still required <br> Note 2: Field units already modified as per ECN 247 DO NOT have to be reverted to Rev.3.0 <br> Note 3: Units in WIP already modified as per ECN 247 DO NOT have to be reverted to Rev. 3.0 |
| MFX 259 | ESP-PLL-C |  | $\begin{aligned} & 3.0 \\ & 3.1 \end{aligned}$ | $\begin{aligned} & 3.2 \\ & 3.2 \end{aligned}$ | 27-Aug-98 |  | George Potkonyak |  | Possibility of tracks under the aluminium block being shorted. | Install an insulation pad, TO-220, Failight Part No. WASH0023, under the aluminium support block near U3. <br> Note to Service: Modify all stock and all units containing Rev. 3.0 or Rev. 3.1 PLL-C cards, when they are being serviced. Relabel cards to Rev. 3.2 <br> Note to Production: Modify all stock and relabel cards to Rev. 3.2 <br> Note to Subcontractors: Modify all stock and relabel cards to Rev. 3.2 |
| MFX 279.1 | ESP-PLL-C | ESP-PLL-C | 3.2 | 3.3 | 23-Feb-99 | Phased Lock Loop Card EMC Version | George <br> Potkonyak | This ECN replaces ECN 279 (a modification added). | The 9 pin D connectors on this card have too much reach causing the support panel to bend. PCB Rev. 3A manufactured for the introduction of the PLX card which has been abandoned. | ```1. Change the Male D Connector at P1 and P2 to Fairlight P/N: COND6047/M S Select Gold => 15u". Manufacturer: U.L. Recognised, non-critical 2. Fit 2 Shorting Jumpers at JP4 location: one between Pins }7\mathrm{ and }10\mathrm{ and one between Pins }8\mathrm{ and }9\mathrm{ on all Rev. 3A blank PCB-s 3. Re-label assembly as Revision 3.3. Note to Subcontractors: Modification # 2 above required only till stock of Rev. 3A PCB-s used. Rev. 3 PCB-s do not need this modification. Note to Production: Modify all Cards in WIP. Note to Field Service: No action required. All cards leaving the factory have been modified.``` |


| ECN Number | Assembly | New Assembly | Current Rev | $\begin{aligned} & \text { New } \\ & \text { Rev } \end{aligned}$ | Date | Description | Name | Special Note | Reason | Details |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MFX 168 | ASYM7001, CSLMFXPSA |  | N/A |  | 10-Dec-96 | MFX Plus Console FAME \& Standalone | Leith Stewart |  | MFK board interferes with LCD Data Cables. | 1. Remove $7 \times 2$ header (CONG5233-7) from LCD Data Outputs. <br> 2. Fit new $7 \times 2$ Right Angle Header (CONG5246-7) to the LCD Data Outputs. |
| MFX 171 | CSLMFXPSA ASYM7001 |  |  |  | 11-Dec-96 | MFX3 Plus Console FAME Console | Leith Stewart |  | Wire gauge too heavy on the cables that solder to boards. | 1. New specifications for the following cables have been released; <br> CABM6258 - CABLE MFK DISPLAY PNL POWER,UL Rev 1.1 <br> CABM6259 - CABLE 010-MFK, TRIM POTS, UL Rev 1.1 <br> CABM6260 - CABLE MFX010, SPEAKER, UL Rev 1.1 <br> 2. All further purchases of these items must be to the new specification. <br> 3. Use all old stock from wharehouse before implementing the new specification cables. |
| MFX 193 | 1MFXCSLPSAU, 1MFXCSLPSAE | 1MFXCSLPSAN |  |  | 20-Mar-97 | MFX PLUS CONSOLE STAND ALONE | RAJEEV GANESH |  | MFX PLUS Stand alone Console has acquired UL Listing and EMC compliant status. | P/N 1MFXCSLPSAU and 1MFXCSLPSAE are not to be used any more. P/N 1MFXCSLPSAN to be UL and CE labelled. CMS BOM amended to include LABAMP3819S (Qty 2), LAB1005, and Gaskets GSKTD0910, GSKTD3720. |
| MFX 229 | 1MFXCSLPSAN, 1MFXCSLPO2N, 1MFXCSLP19N |  |  |  | 16-Oct-97 | CONSOLE <br> MFX + S/A , O2R <br> 19" | $\begin{aligned} & \text { Noel } \\ & \text {, Plummer } \end{aligned}$ |  | A number of MFX+ consoles have recently been shipped with a non-locking type DIN connector on the external power supplies. This connector has been found to cause problems if the console is moved while powered and in particular the console's config info, stored in the NVRAM, is corrupted. | Replace the DIN connector with a locking type (Fairlight P/N COND6784, Preh P/N 71430-070, Farnell P/N 437-220) as per attached drawing PSU2001.DW2 rev 1.7. |
| MFX 234 | CSLMFXPSA |  | 1.5 | 1.6 | 24-Nov-97 | MFX Plus Stand Alone Console | $\begin{aligned} & \text { Mario } \\ & \text { Paolino } \end{aligned}$ |  | Introduction of MFX-010 Rev 7 PCB see ECN 233 | 1. Delete CABM6259 <br> 2. Add CABM6259C <br> 3. Change assembly revision to 1.6 |
| MFX 241 | 1MFXPCLSPSA <br> N |  |  | $\begin{gathered} \text { NO } \\ \text { CHANG } \\ \mathrm{E} \end{gathered}$ | 04-Mar-98 | MFX + STANDALONE CONSOLE | George Potkonyak |  | Two of two screws used, 12 mm long, are too short and may cause the stripping of the threads in the threaded inserts. | Replace two screws M4 x 12 mm , posi, Ni plated, part number SCRH1063, with M4 $\times 16 \mathrm{~mm}$ screws, posi, Ni plated, part number FSE0356. 12 mm length of the centre screw is sufficient and remains at the same, 12 mm long. <br> The two screws are used for the fitting of the trim panel to the underside of wrist rest (one at each end). Documents affected: Bill of Material CSLMFXPSA revision raised from 1.5 to 1.6 |
| MFX 261 | CSLMFXPSA |  | 2 | 2.1 | 31-Aug-98 | MFX Plus stand alone console | $\begin{aligned} & \text { Mario } \\ & \text { Paolino } \end{aligned}$ | Production Only <br> Field Action: None WIP Action: None | The cable providing power to the LCD backlight, loops from one LCD to the next. The centre connector has 2 wires crimped onto the one pin which makes the join unreliable. | Delete: $1 \times$ CABM6258 MFX010 to MFK LCD power Add: $2 \times$ CABM6261 MFX010 to MFK LCD power Change Assembly revision as detailed above. |



| 3 | Complied by Noel Plummer |  |  |  |  |  |  | ECNs for RIO Card as at 11/6/99 Page 34 of 42 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ¢ | ECN Number | Assembly | New Assembly | Current Rev | $\begin{aligned} & \hline \text { New } \\ & \text { Rev } \\ & \hline \end{aligned}$ | Date | Description | Name | Special Note | Reason | Details |
| \% | MFX 216 | ESP-RIO |  | 2 | 2.1 | 28-Jul-97 | Rear Input Output Card | $\begin{aligned} & \text { ERIK DE } \\ & \text { CASTRO } \\ & \text { LOPO } \end{aligned}$ |  | Change required to make ESP-RIO compatible with current Software. | 1. Remove Resistor network RN3. <br> 2. Remove Resistor network RN4. <br> 3. Label PCB Assembly as Rev. 2.1 |
| $\stackrel{1}{2}$ | MFX 219 | ESP-RIO |  | 2.1 | 2.2 | 03-Sep-97 | REAR INPUT OUTPUT CARD | $\begin{aligned} & \text { ERIK DE } \\ & \text { CASTRO } \\ & \text { LOPO } \end{aligned}$ |  | Some Monitors e.g. NEC 3FG do not SYNC correctly when connected to ESP-RIO. | 1. Connect a solid core, single strand, modification wire from pin 4 of connector J 2 to pin 5 of connector J2. This connects pin 5 of the VGA connector to ground. <br> 2. Relabel PCB Assembly as 2.2. |
| $$ | MFX 222 | ESP-RIO |  | 2.2 | 2.3 | 05-Sep-97 | REAR INPUT OUTPUT CARD | ERIK DE CASTRO LOPO |  | Reduce the coupling of SCSI noise onto the RGB output signal. | 1. Connect a wire of following specifications: <br> $1 / 0.6 \mathrm{~mm}$ ( 0.28 square mm cross-sectional area) <br> Voltage: 300 V <br> Current: 7 Amp @ 70 degrees Celsius. <br> Insulation: Green. <br> between the shell of J 2 (RGB Output Connector) to the negative terminal of C 6 on the solder side. <br> 2. Relabel the PCB Rev. 2.3. |
|  | MFX 273.1 | ESP-RIO |  | 2.3 | 3 | 18-Nov-98 | REAR INPUT OUTPUT CARD | Noel Plummer |  | The ESP-RIO PCB has been redesigned. The new PCB is revision 3. It is functionally equivalent to assembly revision 2.3 . <br> On the new PCB the following has been done to reduce noise emmission affecting the nearby first AIO card. The ground planes has been moved from the top to bottom layers. Series resistors have been added to the base circuit of the four video sync driver transistors. The three box headers are now in-line, to facilitate easier cable connection inside the machine. Some redundant parts have been removed and the diode networks changed to discrete devices. | New Revision ESP-RIO Blank PCB - Rev 3 Fairlight P/N PWAEESPRIOR3 <br> The new PCB features the following changes and enhancements: <br> Moved ground planes to bottom layer. <br> Added series resistors (RN3) to base of Q1, Q2, Q6 and Q7. <br> Moved JP2, JP3 and JP4 to be inline. <br> Deleted U3 and RN4 <br> Changed diode networks to discrete diodes. <br> Connected COMMSGND to shield. <br> Connected HSSLGND to shield. <br> Prelinked JP1. <br> Connected FGND to GND. <br> Changes: 273.1 Changed current revision from 2.2 to 2.3 |




| ECN Number | Assembly | $\begin{gathered} \text { New } \\ \text { Assembly } \end{gathered}$ | Current Rev | $\begin{aligned} & \text { New } \\ & \text { Rev } \end{aligned}$ | Date | Description | Name | Special Note | Reason | Details |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MFX 124.1 | ${ }_{1}^{\text {ASYMFXXSYMX }}$ | ASYMFX3SYNX 1 E | N/A | N/A | 20-Feb-96 | SYNC I/O MODULE - EMC COMPLIANT | bith Stewa | Applicable to all machines with an requirement. To be used in conjunctio with ECN \# 123. | To modity the current Sync module to meet EMC requirements. |  |
| MFX 134.2 | ESP-SYN |  | 3.1 | 3.2 | 30-Jun-98 | Sync Card | Noe Plummer |  | On rev 3 PCB termination resistors were added on <br>  <br> Termination of $\mathrm{RXD}+\mathrm{l}$ - created a problem with communications to the DIO card. <br> Until further investigated these six new resistors are to be removed. | 1. Remove resistor networks RN1 and RN3 <br> 2. On the component side install a 100R $1 / 4$ watt resistor beween pins $7 \& 8$ of RN1. Install the resistor so that it is horizontal to the PCB as there is a height problem if it is stood up on end. 3. On the component side install a 100R $1 / 4$ watt resistor beween pins $7 \& 8$ of RN3. Install the resistor so that it is horizontal to the PCB as there is a height problem if it is stood up on end. <br> Changes: 134.1 Resistors moved to component side. <br> 134.2 Resistors installed horizontally on component side. |
| MFX 183 | ESP-SYN |  | $\begin{gathered} 2.10, \\ 3.2 \end{gathered}$ | $\begin{gathered} 2.11, \\ \hline .3 \end{gathered}$ | 17--eb-97 | SYNC CARD | CHRIS ALFRED |  | The GAL16V8C-7LP output signals are too low. This usually results in the ESP-SYN card not being detected. <br> GAL16V8C-7LP must not be used in the ESP | 1. U45 (CLKGEN2) is to only be GAL16V88-7LP (PROB10967) or GAL16V88-15LP (PROB 1096/15). |
| MFX 184.1 | ESP-SYN |  | $\begin{gathered} 2.11, \\ 3.3 \end{gathered}$ | $\begin{gathered} 2.11, \\ 3.3 \end{gathered}$ | 16-Mar-98 | SYNC CARD | CHRIS ALFRED | Correction of PLL lock explanation | Procedure for checking lock status of ESP-SYN PLL. If the PLL is not locked, then the ESP-SYN card will not be detected on startup. | When the bottom LED on the ESP-SYN card is dimly lit the PLL is in Lock <br> 1. If the bottom LED is ON (indicates unlocked), adjust trimmer capacitor C 15 until the bottom LED is dimly lit. <br> 2. If the bottom LED is OFF (indicates unlocked), adjust trimmer capacitor C15 until the bottom LED is dimly lit. <br> 3. Restart the system. |
| MFX 228.2 | ESP-MDIE |  | N/C | N/C | 17-Mar-98 | Midi and Sync Control card | $\begin{array}{\|l\|l\|} \hline \text { Mario } \\ \text { Paolino } \end{array}$ | Correction to Revision Number This ECN applies to Board Assembler | $\begin{aligned} & \text { Installation of DIN connectors } \\ & \text { Correction of ECN } 228 \end{aligned}$ | 1. ADD: $4 \times$ Socket COND6787 DIN 5 P 45 FE15 <br> 2. Solder the flying leads to the DIN connectors as per the following diagram. <br> 3. No Change to the Revision Number |


|  | Comprilied by Noel Plummer |  |  |  |  |  |  | ECNs for SYN Card as at 11/6/99 |  |  | Page 38 of 42 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\underset{\omega}{x}$ | ECN Number | Assembly | New Assembly | Current Rev | $\begin{aligned} & \mathrm{New} \\ & \mathrm{Rev} \\ & \hline \end{aligned}$ | Date | Description | Name | Special Note | Reason | Details |
|  | $\text { MFX } 240$ | ESP-SYN |  |  |  | 09-Nov-95 | Sync Card | $\begin{aligned} & \text { Erik de } \\ & \text { Castro Lopo } \end{aligned}$ | This is a Special ECN to enable connection to a 10 Mb Ethernet network. Not for Production. | Enable 10 Mb Ethernet Functions on Sync Card | 1. Place 16 pin DIL socket at U16. <br> 2. Connect a 270 R resistor from $\mathrm{U} 16 / 7$ to ground at the end of R 30 nearest the motherboard edge connector. <br> 3. Connect a 270 R resistor from $\mathrm{U} 16 / 8$ to ground at the end of R30 nearest the motherboard edge connector. <br> 4. Connect a 75 R resistor from $\mathrm{U} 16 / 1$ to $\mathrm{U} 16 / 2$. <br> 5. Connect a 75 R resistor from $\mathrm{U} 16 / 4$ to $\mathrm{U} 16 / 5$. <br> 6. Connect a wire (suggest $0.6 \mathrm{~mm} / 0.025$ " solid core) from U15/8 (ground) to $\mathrm{U} 16 / 3$. <br> 7. Connect a wire (as above) from $\mathrm{U} 24 / 20(+5 \mathrm{~V})$ to $\mathrm{U} 16 / 6$. <br> 8. Insert a DP83932 Sonic Ethernet chip at U33. <br> 9. Connect the Ethernet jumper board to U16 using the header cable supplied, ensuring pin 1 of both header plugs are matched to pin 1 of their respective sockets. |
| $\underset{\cong}{\cong}$ | MFX 243.1 | ESP-SYN |  | $\begin{gathered} 2.12 \\ 3.4 \\ \hline \end{gathered}$ | $\begin{gathered} \hline 2.11 \\ 3.3 \\ \hline \end{gathered}$ | 16-Apr-98 | SYNC card | chris Alfred | ECN 243 RETRACTED | ECN 243 RETRACTED | 1. The Revision Number of the card reverts back to 2.11 3.3 |
|  | MFX 244.1 | ESP-SYN |  | $\begin{gathered} 2.11 \\ 3.3 \end{gathered}$ | $\begin{gathered} \hline 2.11 \mathrm{~A} \\ 3.3 \mathrm{~A} \end{gathered}$ | 16-Apr-98 | SYNC card | chris Alfred | Correction of Revision Number | Audio corruption on input when armed NOTE: <br> 1. This should not be done in production. <br> 2. Only to be done on machines which exhibitit the corruption. | For Rev 2.11 cards: <br> 1. Change 100 R resistor across JP1 pins 42 and 46 to 220 R <br> 2. Change card revision as detailed above <br> For Rev 3.3 cards: <br> 1. Change 100R resistor across RN1 pins 7 and 8 to 220 R <br> 2. Change card revision as detailed above <br> Changes: ECN 244.1 <br> Correction of Assembly Revision Number |
| $\stackrel{\rightharpoonup}{\mathrm{N}}$ | MFX 249.1 | ESP-MIDI \& ESP-MIDI-E | ESP-MIDI-C | 4.8x | 5.0x | 20-Jul-98 | Midi and Sync Control card | Noel Plummer |  | The ESP-MIDI PCB has been redesigned. The new PCB is revision 5. <br> Rev 5 PCB incorporates all mods up to 4.8 therefore assembly revision 5.0 is equivalent to assembly revision 4.8. <br> The new PCB also eliminates the need for the two version of the assembled card, the non-EMC (ESP-MIDI) and EMC (ESP-MID-E) versions. The new PCB also features the following enhancements: <br> Allows installation of Preh locking DIN EMC type connectors. <br> Rear panel connectors to connected to chassis ground. <br> JP3 moved alongside JP7 to eliminate need for short cable on JP3. <br> Pad to track clearance increased for improved reliability. <br> Jumpers eliminated by pre-linking JP1 and JP9 on PCB. <br> Teardropping added to all pads for improved PCB reliability. | New Revision ESP-MIDI Blank PCB - Rev 5 P/N PWAEESPMIDIR5 <br> Part Number 1MFXPWBMIDC replaces 1MFXPWBMIDE and 1MFXPWBMIDZ <br> Part Number MANMESPMIDC replaces MANMESPMIDIE and MANMESPMIDI <br> Other new part numbers with related P/Ns shown in brackets: <br> EXCMIDC (EXCMIDE and EXCMIDI) <br> FAULTYMIDC (FAULTYMIDE and FAULTYMIDI) <br> REPMIDC (REPMIDE and REPMIDI) <br> WARMIDC (WARMIDE and WARMIDI) <br> The 4 jumpers (P/N COND6747) and the $4 \times 2$ Header (P/N CONG5233-4) have been eliminated by prelinking on the PCB. <br> The re-positioning of JP3 has eliminated the need to plug the short extender cable (P/N CABM7334) into JP3, before assembling the SYNC-IO module. <br> Changes: 249.1 Deleted line 4 of Details of Change, corrected part numbers in first three lines of Details of Change. |
|  | MFX 266 | ESP-MIDI-C |  | 5.0x | 6.0x | 28-Sep-98 | Midi and Sync Control card | Noel Plummer |  | The ESP-MIDI blank PCB has been updated again to correct JP3 layout error in rev. 5. The new PCB is revision 6 which is electrical equivalent to rev. 5 PCB. Rev. 6 allows a box header to once again be used at JP3. <br> JP8 has been moved slightly to the left, to improve alignment with the cable which comes from the LTC card. <br> The position of mounting holes for the aluminium support blocks has been corrected. They have been moved 0.025 " closer to the front panel board edge. | New Revision ESP-MIDI Blank PCB - Rev 6 P/N PWAEESPMIDIR6 |


| ECN Number | Assembly | $\begin{gathered} \text { New } \\ \text { Assembly } \\ \hline \end{gathered}$ | Current Rev | $\begin{aligned} & \text { New } \\ & \text { Rev } \\ & \hline \end{aligned}$ | Date | Description | Name | Special Note | Reason | Details |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MFX 276.1 | SP-SYN |  | 3.3 | 4 | 20-Jan-99 | Sync Card | $\begin{aligned} & \text { Noel } \\ & \text { Plummer } \end{aligned}$ |  |  | New Revision ESP-SYN Blank PCB - Rev 4 Fairight PN PWAEESPSYNR4 The new PCB features the following enhancements: <br> Removed unused components: U33,X1,U Replaced: RN1 with R31, RN3 with R33, <br> Added R32, R34, JP6, JP7 to implement ECN 244 by moving jumpers to pins 2-3. <br> JP2 and JP3 deleted and replaced with direct connections. <br> Modified boundary keep out to match routing drawing. <br> ncreased pad to track clearance on solder side to improve reliability. <br> Fairight logo on silk-screen <br> All pads and vias teardropped for improved reliability. <br> PCB text positioned to avoid perforation by vias. <br> Change history to this ECN: 276.1 Expanded paragraph 2 of change reasons, corrected removed <br> components in Details Of Change: U3 changed to U33, duplicate X1 removed, added JP2 and JP3. |


|  | ECNs for TS Card as at 11/6/99 |  |  |  |  |  |  |  |  |  | Page 40 of 42 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ECN Number | Assembly | New Assembly | Current Rev | $\begin{aligned} & \text { New } \\ & \text { Rev } \\ & \hline \end{aligned}$ | Date | Description | Name | Special Note | Reason | Details |
|  | MFX 2.1 | ESP-TS |  | 3.1 | 3.2 | 17-Mar-98 | Turbo SCSI | $\begin{aligned} & \text { Mario } \\ & \text { Paolino } \end{aligned}$ | $\begin{aligned} & \text { Revision Number } \\ & \text { Correction } \\ & \text { Rev 3.0 to } 3.1 \text { Ref } \\ & \text { FCN } 1385 / 1 / 94 \end{aligned}$ | Invert WBINT signal to active low for reliabiliy. This change must be done in conjunction with change note 1 to the Waveform Supervisor card. MFX2 and lower software will operate with these changes performed. If one change note is not performed without the other, then the system will not boot. | Change U43 to TSEXT3. <br> Change U48 to TSCSI4. <br> Change U40 to TSWFM15. <br> Ensure Change note 1 has been done on Waveform Supervisor. Update revision of card. |
| $\begin{aligned} & \overline{\mathrm{D}} \\ & 3 \end{aligned}$ | MFX 15.3 | ESP-TS |  | 3.2 | $\begin{aligned} & \hline 3.2 \mathrm{~N}, \\ & 3.2 \mathrm{~T} \end{aligned}$ | 17-Mar-98 | Turbo SCSI card | $\begin{aligned} & \text { Mario } \\ & \text { Paolino } \end{aligned}$ |  | Termination required on systems with one external SCSI connector. | For systems with ONE external SCSI connector. (e.g. MFX3 Mini \& MFX3 Rack), install 220/330R 8Pin resistor packs at RN7, RN8, RN9. Add T (for terminated) suffix to revision number. For systems with TWO external SCSI connectors. (e.g. upgraded MFX2 systems), remove termination resistor packs at RN7, RN8, RN9. Add N (for Non-terminated) suffix to revision number |
| $\begin{aligned} & \vec{\imath} \\ & \stackrel{\rightharpoonup}{2} \\ & \end{aligned}$ | MFX 25.1 | ESP-TS |  | 1.4 | 1.5 | 01-Aug-94 | Turbo SCSI | Chris Alfred | For old Rev 1 PCBs only (For Rev 3 PCBs, see ECN 2). This replaces ECN 25 (Revision numbers were incorrect) | Invert WBINT signal to active low for reliabiliy. This change must be done in conjunction with Waveform Supervisor change note 1 (for Rev 2 PCBs) or change note 24 (for Rev 1 PCBs). MFX2 and lower software will operate with these changes performed. If one change note is not performed without the other, then the systems will not boot. This change note is the Rev 1 PCB equivalent of Change Note 2. | Change U43 to TSEXT3. <br> Change U48 to TSCSI4. <br> Change U40 to TSWFM15. <br> Ensure Change note 1 or 24 has been done on Waveform Supervisor. Update revision of card. |
| $\begin{aligned} & \stackrel{\rightharpoonup}{\circ} \\ & \stackrel{1}{2} \end{aligned}$ | MFX 56.1 | ESP-TS |  | 1.5 | $\begin{aligned} & \hline 1.5 \mathrm{~N}, \\ & 1.5 \mathrm{~T} \end{aligned}$ | 17-Mar-98 | Turbo SCSI card | $\begin{aligned} & \text { Mario } \\ & \text { Paolino } \end{aligned}$ | Correction to Revision Number | Termination required on systems with one external SCSI connector. | For systems with ONE external SCSI connector. (e.g. MFX3 Mini \& MFX3 Rack) 1. Install 220R/330R 8 pin resistor packs at RN7,RN8,RN9. <br> 2. Add T (for 'Terminated') suffix to revision number. <br> For systems with TWO external SCSI connectors. (e.g. Upgraded MFX2 systems) <br> 1. Remove termination resistor packs at RN7,RN8,RN9. <br> 2. Add N (for 'Non-terminated') suffix to revision number. |
|  | MFX 88.3 | ESP-TS |  | $\begin{aligned} & 1.4 \\ & 3.1 \end{aligned}$ | $\begin{aligned} & 1.4 \mathrm{C} \\ & 3.1 \mathrm{C} \end{aligned}$ | 15-Apr-98 | Turbo SCSI Card | $\begin{aligned} & \text { Mario } \\ & \text { Paolino } \end{aligned}$ | MFX2 only <br> Rev No incorrectly <br> marked. | Stop CMI31 Channel Card audio corruption during disk reads in MFX2 systems. This change should only be done to MFX2 systems. The last revisions of the ESP-TS PCBs for MFX2 are 1.4C, 3.1C. | Change U40 to TSWFM16. Connect U28/10 (447-250-10) to U40/10. Change card revision as detailed above |
|  | MFX 108.1 | TS1 |  | 4 | 4 | 10-Aug-95 | Turbo SCSI | $\begin{aligned} & \begin{array}{l} \text { Noel } \\ \text { Plummer } \end{array} \\ & \hline \end{aligned}$ | Change assembly name from TS1 to TSR and description from Turbo SCSI to Turbo SCSI (R). Replaces TS1 for new build MFX3. No changes to MFX3 hardware or software required. **(NB U14 changed to U12)** | Removal of the MFX2 Channel card support hardware from the TS1 card which is not required for MFX3 | 1. Delete the following parts from new build Resistors: R4, R5, RN1, RN2, RN3, RN4. <br> ICs: U1, U2, U8, U9, U10, U12, U13, U20, U23, U22, U23, U45, U55, U56. IC Sockets: U10, U20, U55. Other: C1, CN2, L1, Q1, Y1. <br> 2. Relabel card as TSR. |
|  | MFX 157.6 | $\begin{aligned} & \text { ESP-TSR } \\ & \text { ESP-TS1 } \end{aligned}$ |  | $\begin{gathered} \hline 4.0, \\ 3.2 \mathrm{~N}, \\ 3.2 \mathrm{~T} \\ 1.5 \mathrm{~N}, \\ 1.5 \mathrm{~T} \end{gathered}$ | $\begin{gathered} \hline 4.1, \\ 3.3 \mathrm{~N}, \\ 3.3 \mathrm{~T} \\ 1.6 \mathrm{~N}, \\ 1.6 \mathrm{~T} \end{gathered}$ | 01-Dec-98 | Turbo SCSI (R) and TS-1 | $\begin{aligned} & \text { Mario } \\ & \text { Paolino } \end{aligned}$ | Modification wire has been <br> re-routed in point 4 o Details of Change. Correction of Revision Number | To enable ESP-TSR and ESP-TS1 to operate with ESP-WX for MFX3 plus. | Refer Drawing - ECN 157.5 attached. <br> 1. Remove IC TSDRAM12 from U38. <br> 2. Insert new GAL TSDRAM13 to U38. <br> 3. Lift pin U48/1 (TSSCSI) out of socket Connect the lifted pin 1 of U48 to U28/12 (447-250-10 delay line). <br> 4. On component side, cut track going between pins 6 \& 7 of U56 Ic 447-250. Connect a wire link between the PTH (isolated by the cut) to U46/4 (74ACT244). <br> 5. Lift pin U35/7 (74HCT240). <br> 6. Change card revision as detailed above <br> Changes: ECN 157.6 <br> Inclusion of reference to Rev 1.5 cards |
| 룩 | MFX 250 | TSR |  | 4.1 | 5 | 17-Jul-98 | Turbo SCSI | Noel Plummer |  | The ESP-TSR PCB has been redesigned. The new PCB is revision 5 . <br> Rev 5 PCB incorporates all mods up to 4.1 therefore assembly revision 5.0 is equivalent to assembly revision 4.1. <br> The new PCB features the following enhancements: <br> Incorporates mods in ECN 157.5 into PCB. <br> Teardropping added to all pads for improved PCB reliability. <br> Fairlight logo on silkscreen. | New Revision ESP-TSR Blank PCB - Rev 5 Fairilight P/N PWAEESPTSR5 |



ECNs for WX Card as at 11/6/99

| $3$ | ECN Number | Assembly | New Assembly | Current Rev | $\begin{aligned} & \text { New } \\ & \text { Rev } \\ & \hline \end{aligned}$ | Date | Description | Name | Special Note | Reason | Details |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & x \\ & \substack{x \\ \frac{0}{E} \\ \sim \\ \infty \\ \frac{D}{2} \\ \vdots \\ \hline} \end{aligned}$ | MFX 161 | ESP-WX |  | 2 | 2.1 | 16-Oct-96 | Waveform Executive | Chris Alfred | First production version of ESP-WX. | Design errors fixed. <br> PCB overlay errors notes. <br> C27 removed for easier SIMM insertion. | 1. Connect CN1/B61 to JP5/A16 <br> 2. Connect RN22/10 ( 10 k 10 pin resistor pack) to test point connected to U11/69. <br> 3. Connect U41/10 to U41/15. <br> 4. Connect U34/6 to U34/19. <br> 5. Remove C27 ( 10 uF tantalum). <br> Extra Notes: 1.The overlay for U15,U19,U24,U27 should read 29F040-120. <br> 2. The overlay for U11, U28 should read $2064-80$ to allow 80 MHz parts ( 100 MHz parts may also be used). <br> 3.The GALs are: U1 (WXDONG), U34(WXGLU1), U41 (WXGLU2) <br> 4.The Lattices are: wxcpuc 12 , wxdebg09, wxdram08 |
| $\begin{aligned} & 3 \\ & \vdots \\ & \frac{\imath}{2} \\ & \hline \end{aligned}$ | MFX 164 | ESP-WX |  | 2.1 | 2.2 | 11-Nov-96 | Waveform Executive | Chris Alfred |  | New WXDEBG,WXMIXR lattice sources to enable interrupts to mixer interface. | 1. New wx2.dld supplied on MASTER WX PROGRAMMING disk. |
|  | MFX 165 | ESP-WX |  | 2.2 | 2.3 | 11-Nov-96 | Waveform Executive | Chris Alfred |  | Terminate PCLK to CPU. | 1. Connect 180R across pins R9 and R10 of U29 (68040RC33). <br> [It may be easier to use SMD resistor.] <br> 2. Connect U29/R9 to RN19/4. |
|  | MFX 166.1 | ESP-WX |  | 2.3 | 2.4 | 27-Feb-98 | Waveform Executive | Noel Plummer |  | ECN Withdrawn | ECN Withdrawn Changes: 166.1 ECN Withdrawn |
|  | MFX 173 | ESP-WX |  | 2.4 | 3 | 13-Dec-96 | Waveform Executive | Noel Plummer |  | New Revision PCB. | Revision 3 of the Waveform Executive card has been manufactured. <br> It is equivalent to ESP-WX Rev 2.4 and incorporates ECNs 161 and 165 which therefore no longer need to be implemented. <br> Use Waveform Executive Excel BOM Rev 3.0 with this new card. |
|  | MFX 174.2 | ESP-WX |  | 2.4, 3.0 | 2.5, 3.1 | 27-Feb-98 | Wavform Executive | Noel Plummer |  | 66 MHz Clock requires fast rise and fall times for 68040. | 1. At position $X 3,66.000 \mathrm{MHz}$ Oscillator Module <br> Fairlight P/N CRYC9043 - CRYS OSC 66 M 000 Hz HCMOS COMPA <br> was specified as an HCMOS Compatible module. <br> 2. Change specification for $X 3$ with the following; <br> Fairlight P/N CRYC9044 - CRYS OSC 66.000MHZ HCMOS, 50\% DUTY CYCLE <br> Change : 174.1 Assembly Revision number changed to 3.1, Crystal description enhanced. <br> 174.2 Added rev 2.x cards. |
|  | MFX 190.1 | ESP-WX |  | All |  | 27-Feb-98 | Waveform Executive | CHRIS ALFRED |  | OMF Software option requires extra 16 Mb of DRAM to be installed. | 1. When OMF option is ordered, include a 16 Mb SIMM (P/N SISA1001) for the ESP-WX. 2. Install the 16 Mb SIMM into the SIMM socket at U4. Changes: 190.1 Changed Rev to all. |
| $\begin{aligned} & \stackrel{\rightharpoonup}{\sigma} \\ & \stackrel{\sigma}{2} \end{aligned}$ | MFX 210.1 | ESP-WX |  |  |  | 17-Jun-97 | Waveform <br> Executive Card | NOEL PLUMMER |  | The Excel BOM up to revision 3.2 lists three alternatives (74ACT245, 74F245, 74FCT245) for the 14 74AC245 ICs. <br> Some of these alternatives have not been entirely successful so for the time being all alternatives are being dropped. Therefore all 14 of these ICs MUST BE 74AC245. | PCB locations U16, U17, U20, U21, U30, U31, U32, U33, U35, U36, U37, U38, U39, U40 MUST be 74AC245 (Fairlight P/N SITSAC245). <br> Changes 210.1: Removal of use of alternatives in 7 out of 14 locations. |
|  | MFX 232.1 | ESP-WX |  | 2.5, 3.1 | 2.6, 3.2 | 27-Feb-98 | Waveform Executive | Noel Plummer |  | Wx and CG4 assembly need to be secured together to avoid disconnection during transit. | 1. Use four (4) Hexagonal spacers M2.5 X 10 mm P/N SPCM1019 and place them on the mounting holes of connectors at location JP5 and JP9 form the component side. <br> 2. Mount the tested CG4 ensuring correct orientation. <br> 3. Carefully place four (4) Nylon screws M2.5 X 10 mm P/N SCRH1110 with Nylon washers P/N WASH0006 through the mounting holes in CG4 and tighten fully. <br> 4. Turn the entire assembly over and mount four (4) more Nylon screws M2.5 X 10 mm P/N SCRH1110 with Nylon washers P/N WASH0006 and tighten fully. <br> Changes: 232.1 Added rev 2.x cards. |
|  | MFX 265.2 | ESP-WX |  | 3.2 | 3.3 | 22-Sep-98 | Waveform Executive | $\begin{aligned} & \text { Mario } \\ & \text { Paolino } \end{aligned}$ | This ECN is a clarification of the ECN \#265.1 NOTE: Machines running on Rev. 14.2.25 Software WILL run with the 32M SIMMs installed, however, SIMMs will be recognised only as 16M. | 32M of DRAM required for all machines using Rev 15 software. <br> 16M SIMMs are becoming obsolete so it has been decided to install 32 M SIMMs in all ESP-WX cards. | 1) Remove all SIMMs installed in the SIMM sockets at U3,U4. <br> 2) Insert a 32M SIMM (SISA1005 SIMM 32MB 72p DRAM 70 nS non-edo,parity or no parity) at U3. <br> 3) Ensure that the Lattices are loaded using download file rev 7 or higher. (WX*.dld, WXCG*.dld, <br> WXCGPC*.dld <br> where *is 7 or higher). <br> Additional notes: <br> 1) If ESP-WX is to be used with an ESP-PCI card, the ESP-WXT terminator card should be installed at U4. <br> NOTE TO PRODUCTION: If Rev. 14.2.25 Software is used it is OK to install 32M SIMMs even though they will be recognised as 16 M only. Such machines will be ready to be upgraded to Rev. $15 \mathrm{~S} / \mathrm{W}$ when available. |
| 룬 | MFX 284.1 | ESP-WX |  | $\begin{aligned} & 3.3 \\ & 2.6 \end{aligned}$ | $\begin{aligned} & 3.4 \\ & 2.7 \end{aligned}$ | 09-Mar-99 | CPU Card | Leith Stewart | This ECN replaces ECN \# 284, in order to include Rev. 2 card modifications | Micro-monitor ICs (1232 series) may not operate correctly. | 1. Add mod wire from U10/7 to $\mathrm{U} 9 / 3$. <br> 2. Cut track between U10/7 and via on top layer (component side) of board. <br> 4. ICs approved for operation in this function are; <br> DS1232, DS1232L, ADM1232AN. <br> All other 1232 ICs should work, but are subject to Concession Request and subsequent approval. Note to Production: Modify all existing WIP to Rev. 3.3 and all Rev. 2.6 repair cards to Rev. 2.7 <br> Note to Subcontractors: Modify all existing stock of Rev. 3 PCB-s, as per modifications 1 and 2 above. Note to Field Service: Modify WX cards on the machines when being serviced. <br> All modified cards to be re-labeled for the correct revision number. |

